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ABSTRACT 
 
In Power Hardware-in-the-Loop (PHIL) simulations, a digitally simulated power 
system which is run in near real-time is interfaced to a real piece of hardware, usually called 
the hardware under test (HuT). PHIL provides a safe environment to run different type of 
tests which may be expensive, impossible or risky to be practically examined. A Real Time 
Digital Simulator (RTDS
®
) with high speed, parallel processors and several input and output 
cards can be used to interface a simulated network to a real world hardware. 
 
Stable operation of the whole system is the most important challenge of a PHIL 
implementation. Also, accuracy of the results is another important issue. An ideal interface 
between the simulated network and HuT has a unity gain and does not impose any distortion 
to the system. However, in practical cases even if a PHIL simulation is stable, the 
imperfection of the interface and computation time of the simulator will cause some 
erroneous results. In this thesis, stability and accuracy aspects of PHIL implementations have 
been studied using an RTDS. 
 
Requirements of stable PHIL system operation have been studied for a range of 
interfaces, from an ideal one to a practical case of an interface with a Voltage Source 
Converter (VSC). The study demonstrates the ratio of equivalent impedance of the two sides 
and time delay caused by different components including the real-time computer are 
important factors that can limit stability margins. 
 
To resolve the instability problem, the interface section can play an important role. It 
has been shown that the inclusion of a Low-Pass Filter (LPF) can improve the stability but its 
parameters must be tuned carefully. Although the smaller corner frequencies of the filter 
IV 
 
imply on more stability margins, increasing the phase shift imposed by the filter deteriorates 
the accuracy of the results. Therefore, determining the LPF parameters is a trade-off between 
system stability margins and results accuracy. Moreover, systems with less time delay have 
more stability margins and thus need less compensation of the margins. Hence, results of 
PHIL tests performed by faster systems are generally more accurate. 
 
Furthermore, it has been demonstrated that even if the two sides of PHIL system are 
solved with different speeds, the stability limitations will be the same. Nevertheless, when a 
VSC with the associated filter and controller replaces the ideal interface, the numerical 
stability issues are suppressed. In other words, as long as the tracking performance of the 
VSC is stable, the numerical stability is not a major problem. This means, converter 
connected PHIL tests provide more opportunities to improve the stability of the system. 
 
In some cases, the power interface structure may include a transformer. Such systems 
require some specific considerations due to the inclusion of the transformer. In this regard, 
suppressing the flux offset of the transformer core in presence of switching power converter 
is necessary. Also, some modifications to the converter controller can compensate the 
transformer voltage drop and enhance performance of the interface controller. 
 
Effects of the Interfacing Algorithm (IA) on the performance of PHIL implementation 
have also been analyzed. It has been shown that it is necessary to perform some pretest 
studies on HuT and select the most appropriate interface method according to the HuT 
characteristics.  
 
The analysis and proposals of this thesis are verified using MATLAB and 
PSCAD/EMTDC software simulations, and also several practical PHIL tests which have been 
performed using an RTDS
®
 and SEMIKRON converter at Queensland University of 
Technology (QUT) Power Electronics Laboratory. 
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CHAPTER 1 
INTRODUCTION 
 
1.1. BACKGROUND 
Real-time digital simulators can be interfaced with a physical system to form 
a Power-Hardware-in-the-Loop (PHIL) simulation. This type of testing has many 
advantages and also requires some special considerations. These aspects will be 
briefly discussed in this section. 
 
1.1.1. PHIL 
Different test opportunities are available to study and analyze a power 
system. One option is to build the system in real hardware. While the quality of the 
test is important, this method can be used but it is normally expensive and takes 
much effort to implement the entire system. Moreover, sometimes it is not possible 
to use this method, e.g., while studying a large-scaled power system. 
 
On the other hand, digital computer simulations have been used extensively 
in power systems studies for numerous purposes, both for design and testing [1-3]. 
The computer processor and memory is one of the limitations of this method. 
Nevertheless, the main deficiency of the method is its dependence on model. The 
accuracy of models and the level of details can widely affect the results. Therefore, 
this form of evaluation tool is often not suitable for testing protective devices like 
relays or studying real-world devices for which accurate models are not available. 
Chapter 1 
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To alleviate the abovementioned problems, real-time digital simulators have 
been developed, which use high speed parallel processors to simulate a complex 
power network within microseconds [4-12]. These simulators can be used to 
implement an approach known as Hardware-in-the-Loop (HIL) simulation [13-17]. 
In an HIL simulation, the well known parts of the system will be simulated while the 
other parts (for which accurate models are not available) will be connected directly to 
the digital simulator. This method takes the advantages of physical experiments and a 
pure software simulation.  
 
PHIL simulations are an extension of classical HIL applications especially in 
the field of electric power systems [18-22]. This type of testing has the advantage 
that it can provide an opportunity to investigate the Hardware under Test (HuT) 
repeatedly and thoroughly in an almost natural test condition. Furthermore, this 
method provides possibility for rapid prototyping of test equipment. A wide variety 
of tests and experiments on power systems which are costly, difficult and risky to be 
practically examined can be implemented through a PHIL simulation. These tests 
increase the possibility of identifying unexpected issues and hidden defects of HuT 
before it causes any severe damage. Moreover, this method has the potential to reveal 
the full extent of system interactions to be expected in the final design. 
 
PHIL is widely used by researchers for realizing their ideas for a wide range 
of systems [23-31]. Authors of [24] used a PHIL methodology to study the nonlinear 
behavior of a superconducting fault current limiter. In [29], a laboratory test-setup 
has been developed to investigate the interactions between a virtual synchronous 
generator and a simulated power system. Authors of [30] developed a 1 MW test 
Chapter 1 
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platform equipped with a wind turbine nacelle. In [31], a commercial 2.5-MW 
variable speed motor drive has been connected to a virtual power system using a 
variable voltage source for integrating the drive with the simulated system.  
 
1.1.2. INTERFACING ISSUES IN PHIL SIMULATIONS 
There should be an appropriate interface between the simulated network and 
HuT to manage the low power signal from the simulation and the medium or high 
power absorption or production from the HuT. Fig. 1.1 illustrates a schematic of a 
PHIL simulation. Ideally, the interface should have unity gain with no time delay or 
phase distortion to assure the identity between the PHIL implementation and the 
original system. However, in a practical situation, the closed loop will add delay to 
the system, and this imposes a difference between the real physical system and the 
PHIL test. Therefore, PHIL simulations will always have some errors due to the 
imperfection of the interface. PHIL simulation errors come from two types of 
interface perturbations. One is the non-ideal interface transfer function perturbation 
(TFP), while the other is the interface noise perturbation (NP). Examples of the TFP 
include time delay of components and Low-Pass Filter (LPF) effect in the interface 
amplifier. Examples of the NP are sensor noise and harmonic injections by switching 
converter operation [32-40]. 
 
Fig. 1.1. Schematic of a PHIL simulation. 
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Moreover, since a PHIL test of a power system involves tearing a network 
into two parts, numerical stability problem can arise even when the composite system 
without tearing is stable. Many unavoidable issues such as the imperfections of the 
power amplifier, the communications between real device and the simulation, the 
interfacing method, and the inevitable time delay associated with digital computation 
may cause instability in a PHIL simulation. In addition to inaccuracies in results, an 
unstable simulation may cause damage to hardware and physical parts of the test 
system [18, 41-46]. So, it is important to study the test system and provide stable 
conditions before implementing a PHIL test. The issue of numerically representing 
the interaction between the two segments of the network with different interface 
requirements needs an accurate mathematical model of the entire system. Kron’s 
method of tearing the network into two or more segments offers possibilities [47, 
48]. However this theory is developed assuming that the solution process in both 
sections are identical and hence there are no interface problems.  
 
1.1.3. REAL TIME DIGITAL SIMULATOR (RTDS
®
) 
A PHIL test can be realized using several simulation tools. Among them, 
Real Time Digital Simulator (RTDS
®
) is one of the prominent platforms to perform 
complex power system simulations in near real-time [4, 7-9]. It has been developed 
by RTDS Technologies Inc. [4]. RTDS is a modular, fully digital electromagnetic 
transient power system simulator that can be used for a wide range of studies. It uses 
a Graphical User Interface (GUI), known as RSCAD for the simulator operation. It 
consists of high speed advanced parallel processors in order to achieve the 
computation speeds required to maintain continuous real-time operation. A large 
amount of calculation must be performed during each time-step of simulation in 
Chapter 1 
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order to compute the state of the system. RTDS has extensively been used by 
researchers for implementing and testing their proposals [49-60]. In [49], the real 
weather conditions, insolation, and temperature of a photovoltaic (PV) panel, have 
been interfaced through the analog input ports of an RTDS to study a PV generation 
system. Authors of [52], performed some case studies to verify the performance of 
their proposed over-current and over-load protection schemes for an islanded micro-
grid. In [54], a small-scale superconducting magnetic energy storage is connected to 
a simulated network. Authors of [56] have used an RTDS for testing a micro-grid 
management system. In [57], RTDS has been used to simulate a doubly fed induction 
generator where the real-wind speed signal has been used for a realistic simulation 
analysis. In [60], an RTDS is used to test the functionality and performance of an 
active power filter. 
 
The main advantage of RTDS is complete parallel processing where its entire 
hardware is assembled in modular units called racks. Each rack contains different 
digital signal processors, such as Giga Processor Card (GPC). Each GPC contains 
two IBM PPC750GX PowerPC processors, RISC, with powerful computational 
ability of solving the entire network solution containing up to 54 nodes and 56 
breakers. All the communications between RTDS and the workstation are carried via 
a Workstation Interface (WIF) card. RTDS also boasts several input and output cards 
that can be used to interface the simulated network to any real world hardware to 
achieve PHIL or controller-hardware-in-loop (CHIL) testing. The Gigabit 
Transceiver Analogue Input (GTAI) card includes twelve analog input channels with 
each channel configured as a differential input with an input range of ± 10 V. The 
card utilizes sixteen bit analog to digital converters (ADC). All the twelve channels 
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are sampled synchronously with new samples sent to the GPC card every 6 µs. To 
transfer analog signals from RTDS to external hardware, the Gigabit Transceiver 
Analogue Output Card (GTAO) is provided. The GTAO card uses sixteen bit digital 
to analog converters (DAC) and includes twelve channels with an output voltage 
range of ± 10 v. Using the Gigabit Transceiver Digital Input (GTDI), digital signals 
from external devices can be interfaced to RTDS. This card includes 64 optically 
isolated digital input channels. For importing digital signals from RTDS, its Gigabit 
Transceiver Digital Output (GTDO) card may be used. It includes two banks of 32 
optically isolated digital output channels which are arranged into channels each [4, 
61]. 
 
On the software side, RTDS consists of a software suite known as RSCAD. 
This software mainly includes a GUI and a library of power system and control 
system components. RSCAD is mainly used for creating, simulating, modifying and 
running the power system models. It also performs result analysis and data 
acquisition. The Draft part of the software can be used to layout a schematic diagram 
of the system to be simulated. The power system and control system library are 
available in the Draft section. After compiling the model in Draft without any 
compilation error, the system can be run in real-time using the RunTime section. In 
RunTime, the user will be able to control and interact with the simulation by creating 
plots, switches, sliders, meters, etc. In fact, it serves as the graphical user display for 
monitoring and required control actions [4, 61]. 
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1.2. AIMS AND OBJECTIVES OF THE THESIS 
The main objective of this thesis is to analyze and propose guidelines and 
new strategies to establish a stable and accurate PHIL simulation test. Varied 
analysis tools are utilized to investigate different aspects of PHIL tests and examine 
the proposed solutions. The analyses and proposals are experimentally tested using 
an RTDS and some laboratory set up. To achieve the main objective of the thesis, the 
following research aims are set. 
 
 Investigation on the origins of instability in PHIL operation with 
different analysis tools, 
 Analyzing effects of different components such as RTDS solution 
speed, LPF parameters, and Voltage Source Converter (VSC) 
controller on performance of PHIL simulations, 
 Developing methods to improve stability and accuracy of PHIL tests 
under different conditions. 
 
1.3. SIGNIFICANCE OF THE RESEARCH 
PHIL simulations allow large scale power systems to be simulated and the 
component that cannot appropriately be modeled to be included as hardware. This 
approach provides opportunity to study various systems that cannot be easily tested 
through pure simulations or pure hardware experiments. However, stable and 
accurate operation of a PHIL test depends on several factors that need special 
considerations. This thesis is focused on providing guidelines and solutions for stable 
and reliable operation of PHIL systems. 
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1.4. THE ORIGINAL CONTRIBUTIONS OF THE RESEARCH 
Based on the aims of the research, the specific contribution of this thesis can 
be stated as following. 
 
1. A new stabilizing technique has been proposed for studies that involve 
behavior of a system under a specific frequency. 
2. Stability analysis of power interface for PHIL implementation has 
been done step-by-step, from a simplified interface to a more realistic 
case of power converter based interface. 
3. Impact of LPF parameters and total time delay of the loop on 
performance of PHIL test has been investigated and practically 
examined. 
4. A new method for improving stability of PHIL implementations with 
switching power interface has been proposed. It has been analytically 
and experimentally demonstrated that the VSC controller parameters 
can be used to enhance PHIL tests performance. 
5. Practical issues arising from inclusion of a transformer in the interface 
section of PHIL implementation have been studied. The analysis and 
proposed solutions have been tested practically. 
6. Effects of Interface Algorithm (IA) on performance of PHIL tests 
have been studied and some guidelines for selecting an appropriate 
interface are given. 
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1.5. STRUCTURE OF THE THESIS 
The contents of this thesis are organized as eight chapters. To provide a 
general understanding of different aspects of PHIL implementations such as stability 
and accuracy, real-time simulator structure, and interface and amplification problems 
a literature review has been presented in this chapter. The objectives of this thesis 
and its contribution to the research area have also been presented briefly. 
 
In Chapter 2, a preliminary study has been presented about current type and 
voltage type PHIL interfaces. Some PHIL test case studies have also been presented. 
A new stabilizing method for the studies that only consider one specific frequency 
has been proposed as well. 
 
Theories for stable operation of PHIL implementations have been discussed 
in Chapter 3. This chapter includes PHIL system modeling for stability analysis. 
Detailed step-by-step analyses are presented; starting with a simple phasors model to 
a more practical case of VSC connected HuT. It has been demonstrated that the VSC 
and its controller parameters can be used for PHIL system stability improvement. 
 
Effects of including an LPF in interface part as well as the impact of loop 
time delay on stability margin and performance of PHIL simulations have been 
investigated and experimentally tested in Chapter 4. 
 
Aim of Chapter 5 of this thesis is to consider the effect of proper converter 
control strategy on improving PHIL performance. Guidelines and analysis for two 
modes of VSC control – current and voltage – have been proposed. Various 
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experimental tests for both voltage type and current type control of PHIL interface 
system have also been presented. 
 
In some PHIL interfaces, inclusion of a transformer in the power amplifier is 
necessary. Chapter 6 explores different aspects of PHIL implementations when the 
interface stage includes a transformer. Possible solutions to improve issues arising 
from the transformer, such as DC cancellation scheme and VSC controller 
modification to incorporate phase shift cancelling have been proposed and 
experimentally tested. 
 
Different interfacing algorithms and their effect on performance of PHIL 
simulations, together with approaches for finding a suitable IA have been explored in 
Chapter 7. 
 
The general conclusions and scope for some future works are presented in 
Chapter 8. 
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CHAPTER 2 
BASIC STUDIES AND SOLUTIONS FOR PHIL 
 
One of the most important challenges of a PHIL simulation is the stable 
operation of the system. Moreover, stability should be accompanied by an acceptable 
accuracy of the results. Both stability and accuracy mainly depend on the step size of 
the real-time simulator and the interfacing method [32, 33, 41, 42, 62-64]. An ideal 
interface, with a unity gain, does not impose any distortion or time delay to the 
system. However, in practical cases even if a PHIL simulation is stable, the 
imperfection of the interface can cause some perturbations, leading to erroneous 
results. Some of the preliminary studies to address these issues together with a 
proposed stabilizing technique are reported in this chapter. 
 
2.1. INTERFACE ISSUES 
It is desirable that a PHIL simulation results in a stable operation of the 
system, since an unstable simulation may cause damage to hardware and physical 
parts of the test system. Many factors such as limited converter bandwidth, sensor 
noise, and time delay may cause instability in a PHIL simulation [41, 42, 62, 65]. To 
have a better understanding of the stability problem, we shall consider two cases – 
one for voltage control and the other for current control. 
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2.1.1. VOLTAGE CONTROL 
Consider the circuits illustrated in Fig. 2.1. The original circuit is divided into 
two parts, HuT and the virtual part (which is to be simulated in a real-time 
simulator). A voltage amplifier emulates the voltage vV of the virtual part and 
generates vHuT for HuT. Current through the HuT, iHuT, is then measured and fed back 
to the virtual part through a controlled current source. This will also be referred to as 
voltage type ideal transformer model (ITM) [18, 19, 38, 41]. 
 
 
Fig. 2.1. The original circuit and its voltage type PHIL representation. 
The original circuit is basically a voltage divider and is known to be stable. 
Assume that at time k the voltage amplifier has a voltage error of e. So, the error in i2 
is 
  ekvHuT  ,     HuTHuTHuT Rkvki /    HuTHuT Reki /            (2.1) 
Since this current is injected to the virtual part through a current source, the current 
error in turn can cause further error in vV. So, the voltage error at time k+1 can be 
calculated as 
     kiRkVkv VVSV     eRRkv HuTVHuT )/(1              (2.2) 
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Any new value of vV causes new error in iHuT and as this process continues, 
the error can increase. If RV > RHuT, error will continue to increase until it reaches the 
hardware limit, resulting in an unstable operation. On the other hand, if RV < RHuT, 
the error will not be amplified in each step and the system will remain stable. 
 
2.1.2. CURRENT CONTROL 
The original circuit in Fig. 2.1 is again divided into two parts, except that the 
HuT is now driven by a current amplifier as shown in Fig. 2.2. This will also be 
referred to as current type ITM [19, 41]. 
 
Fig. 2.2. Current type PHIL implementation of the original system. 
Here the current source injects the same amount of current as iV to the 
hardware side. The voltage of HuT is measured and fed back to the virtual side using 
a controlled voltage source. With a similar analysis as in the previous case, the 
current error amplification factor is – (RHuT/RV). It means that the simulation will be 
unstable for RHuT > RV, which is just the reciprocal of the previous case. From the 
analysis of both types of ITM, it can be concluded that for the system to be stable, 
the impedance connected with the current source must be less than the impedance 
connected to the voltage source. Therefore, for a given virtual network and HuT, the 
control modes should be chosen carefully based on the equivalent Thevenin 
impedances of both the sides. 
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2.2. METHODS OF IMPROVING PHIL STABILITY  
The difference between different methods of improving stability of an 
interface is in their ease of implementation and efficiency. An appropriate 
stabilization method should have no conflict with the fidelity of a PHIL simulation. 
Several stability improvement methods have been reported [33, 37, 40-44, 65]. Some 
of them are briefly discussed here. 
 
2.2.1. HARDWARE INDUCTANCE ADDITION (HIA) METHOD 
The simplest way to improve the stability of a PHIL simulation is to add an 
inductor LADD in series with the HuT as shown in Fig. 2.3. The minimum inductance 
value off LADD should be chosen more than a threshold value to ensure an 
improvement in the stability. But it should be mentioned that adding an inductor can 
affect the accuracy of the simulation [42]. 
 
Fig. 2.3. Schematic of HIA method. 
 
2.2.2. FEEDBACK SIGNAL FILTERING (FSF) METHOD 
Value of the inductance is the only parameter that can be chosen in HIA and 
it implies that the degree of freedom of the method is 1. But the FSF method has 
more degrees of freedom. Moreover, the value of inductance imposes a trade-off 
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between stability and accuracy. In the FSF method, the measured current or voltage 
of HuT is filtered. Stability and accuracy requirements can be achieved by changing 
the filter parameters [18, 42, 44, 62]. Fig. 2.4 shows a schematic of this method when 
the filtered signal is the HuT current. 
 
Fig. 2.4. Schematic of FSF method. 
 
2.2.3. MULTI-RATE PARTITIONING (MRP) 
MRP method uses different step sizes to simulate different subsystems. As 
shown in Fig. 2.5, the simulated network should be divided into a fast subsystem and 
a slow one. The fast subsystem will be simulated with a small step size and a large 
step size will be considered for the slow subsystem. Stability of the PHIL simulation 
is in direct relation with the portion of the system simulated with the small step size, 
i.e., the fast subsystem. But this portion will be restricted by the computing 
limitations of the real time computing hardware. Usually, a combination of this 
method with FSF is considered in simulations [42]. 
 
Fig. 2.5. Multi-Rate partitioning of a system. 
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2.2.4. USING DIFFERENT INTERFACE ALGORITHMS 
One of the most important factors that directly affects both stability and 
accuracy of a PHIL implementation is IA. Several IAs are reported in literature such 
as Transmission Line Model (TLM), Time-Variant First-Order Approximation 
(TFA), Partial Circuit Duplication (PCD), and Damping Impedance Method (DIM). 
A brief discussion about these algorithms will be given in Chapter 7. 
 
2.3. PHIL CASE STUDY AND RESULTS 
Consider the power system in Fig. 2.6. The system consists of a generator, 
transmission lines, and two different groups of load, indicated by subscript L. Let us 
assume that the HuT consists of the load RL and LL. To realize a PHIL test, rest of the 
system is considered as the virtual part. 
 
Fig. 2.6. The study system. 
Using current type ITM interface algorithm the system in Fig. 2.6 can be 
represented as the one shown in Fig. 2.7. In this figure, a controlled current source 
replaces the load in the virtual part. Let us assume that this controlled source injects 
the same amount of current as the load draws in the original circuit. Then the voltage 
across this current source, vLoad, is expected to be equal to the voltage across the load 
RL and LL in the original network. So vLoad can be measured and used as the reference 
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voltage for a controlled voltage source. The voltage source then must follow this 
reference voltage and generate vLoad at its terminals. Then load current, iHuT can be 
measured to be given as an input to the controlled current source. 
 
Fig. 2.7. System divided in virtual and physical parts based on current type ITM. 
Schematic of the hardware side of the test is given in Fig. 2.8, in which the 
capacitor and the inductors represent the LCL filter associated with the VSC. Values 
of the parameters used for the PHIL test are tabulated in Table 2.1. 
 
Fig. 2.8. Hardware side of the test in presence of the VSC and associated LCL filter. 
The virtual side of the system is simulated in RTDS using RSCAD software 
and an integration time of 50 µs. The simulated circuit generates a reference current 
signal for the VSC based on the measured voltage of HuT. Fig. 2.9 shows a 
schematic of the control block diagram for generating the control signal. This signal 
consists of a feed-forward signal of the virtual side or reference current added to the 
error between the measured and the reference currents passed through a PID 
controller. 
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Table 2.1. Parameters used for the tests 
System Parameter Values 
vg 340 sin(100πt), v 
LT1 60, mH 
RT1 1, Ω 
LT2 80, mH 
RT2 2, Ω 
LL1 50, mH 
RL1 50, Ω 
LL 0, mH 
RL 56, Ω 
LF1 230, µH 
LF2 4, mH 
CF 25, µF 
 
 
Fig. 2.9. Schematic of the current controller. 
The generated reference signal is scaled on the GTAO card of the RTDS. As 
illustrated in Fig. 2.10, a Texas Instrument Digital Signal Processor (DSP), 
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programmed for a 15 kHz sinusoidal Pulse Width Modulation (PWM) uses this 
signal to generate switching pulses for a SEMIKRON modular Insulated-Gate 
Bipolar Transistor (IGBT) stack. The power electronic modules inside the cube are 
standard 62 mm IGBT modules with two switches per housing. To operate the IGBT 
switches, a driver based on the features of the Skyper 32 Pro is used. All of the 
drivers are fitted with protection and monitoring features and some LEDs indicate 
the last fault detected by the driver. Fig. 2.10 also shows the amplifier board which 
converts 3.3 V output pulses of the DSP to 24 V required by the driver. 
 
Fig. 2.10. RTDS and the hardware interface. 
Voltage and current of the HuT are measured and transferred to the RTDS 
using its GTAI card. The card has a built-in anti aliasing filter which is tuned to filter 
noises above 84.2 kHz. It should be noted that in order to avoid hazardous situations, 
DC link voltage and thus voltage and current of HuT are selected to be 10 times 
smaller than the simulated voltage and current. These parameters scaled up before 
feeding to the software circuit. Fig. 2.11 (a-d) shows the PHIL test results. The plots 
are captured from RSCAD Runtime. 
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Fig. 2.11. Practical PHIL test results for current type interface. 
Current and voltage errors are the difference between these quantities in the 
original (composite) circuit and HuT. In this thesis, the original composite circuit 
indicates a circuit like the one shown in Fig. 2.6 before it is split into two parts. 
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Now, let us consider a PHIL test with voltage type ITM. For this type of 
interface, system of Fig. 2.6 can be represented as Fig. 2.12. For this case also, we 
considered the RL load as the HuT. The schematic of the hardware side with VSC 
output LC filter is as shown in Fig. 2.13. 
 
Fig. 2.12. System under study represented based on voltage type ITM. 
 
Fig. 2.13. Hardware side of the PHIL test for voltage type ITM. 
Based on the analysis given in Section 2.1, for the given parameters in Table 
2.1, the PHIL implementation is unstable for this type of interface. Therefore, 
feedback current filtering is employed to improve the stability of the simulation. Fig. 
2.14 shows a schematic of the control part block diagram. The output of this block is 
used as the control signal for the VSC. Analogous to the current control, here a feed-
forward signal proportional to the reference voltage is added to the PID filtered error 
of the HuT voltage. Then, HuT current is measured and after passing through an 
LPF, a current source injects this filtered current to the virtual side. 
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Fig. 2.14. Schematic of the voltage controller. 
Fig. 2.15 shows the simulation results in presence of an LPF of (2.3). It 
should be noted that, for this case the entire system, including the VSC and HuT 
network, is simulated in PSCAD and the recorded data is plotted in MATLAB. 
Hardware parameters used for this test are listed in Table 2.2. 
s
s
01.01
1
)(LPF

                  (2.3) 
Table 2.2. Hardware parameters for the voltage type ITM PHIL simulation 
Hardware Parameter Values 
LF1 230, µH 
CF 100, µF 
LL 7.8, mH 
RL 56, Ω 
 
The higher values of the cut-off frequency for the filter lead to unstable 
results so the experimental PHIL test is very risky. On the other hand, the smaller 
values impose more time delay and thus the results become more inaccurate. The 
erroneous results necessitate the use of other methods of stabilizing. Our proposed 
method of stabilizing, which is appropriate while the steady state sinusoidal results 
are desired, is summarized in Fig. 2.16. 
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Fig. 2.15. Results of the voltage type ITM PHIL simulation with feedback current 
filtering. 
 
Fig. 2.16. Proposed method of stabilizing. 
The Root Mean Square (RMS) values of virtual side voltage and HuT voltage 
are compared and used to define the magnitude of a sinusoidal waveform generator. 
Phase of the output is defined based on the difference between angles of HuT voltage 
and virtual side terminal voltage. Since the RMS value of the voltages is used, which 
involves filtering; high frequency components do not penetrate the reference voltage 
of the VSC. In fact, the RMS block serves as an LPF, without causing a phase delay. 
In other words, this controller rejects all the harmonics except the fundamental one 
and by limiting the bandwidth of operation maintains the stability of the system. It 
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should be noted that an analogous structure can be used for an unstable current type 
PHIL. 
 
Fig. 2.17 (a-d) shows experimental PHIL test results, when the virtual part is 
simulated in RTDS and physical HuT is considered with the parameters given in 
Table 2.2. As can be clearly seen from these results, the proposed method can 
guarantee stable operation of the system, without any deteriorating effect on the 
accuracy of the results. Although some fluctuations can be seen in the voltage of the 
virtual side, as long as these perturbations do not affect the error between HuT 
voltage and voltage of the original circuit, they can be neglected. 
 
For a test system with a limited number and known order of harmonics, the 
idea of the proposed controller can be extended based on the superposition principal. 
However, this needs knowledge of the HuT and its behavior and also information 
about the harmonics of the original system. As a matter of fact, the proposed 
controller cannot be considered as a general solution for PHIL stability problems 
considering its highly limited bandwidth. More discussions regarding this and 
solutions will be presented in the following chapters. 
 
2.4. CONCLUSIONS 
In this chapter, PHIL concept and issues around this kind of test, such as 
stability of implementation and accuracy of results are studied. Two different 
scenarios for voltage type and current type interface between virtual part and HuT 
are considered and RTDS test results are presented. 
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Fig. 2.17. Practical PHIL test results with the proposed controller. 
In order to stabilize the unstable interface, two solutions are utilized; low-
pass filtering of the feedback current and a new method of stabilizing. The new 
method rejects the need for an LPF in the feedback loop which imposes definite time 
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delay and thus inaccurate results. Functionality of the proposed method has been 
tested through practical tests using an RTDS and acceptable performance of the 
method is demonstrated by the results. The limitations of the proposed method are 
also discussed. 
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CHAPTER 3 
STABILITY ANALYSIS OF PHIL SIMULATIONS 
 
This chapter aims to develop theories for stable operation of PHIL 
simulations. Several studies are performed, step-by-step, from an ideal interface case 
to a more practical, complicated case of VSC connected HuT. It has been analytically 
and numerically demonstrated that the VSC and its associated filter and controller 
can be used not only to track the required signal but also to improve the stability of 
PHIL. 
 
In this chapter, a current controlled current source represents the virtual 
system that drives the HuT, while a voltage controlled voltage source represents the 
HuT and drives the virtual side. As mentioned in the previous chapter, this type of 
interface is known as current type ITM. The voltage type version of ITM, which is 
analogous to the current type, may also be used. Since these two types of interface 
are analogous to each other, only the current type version is considered in this 
analysis. Nonetheless, the conclusions of the analyses will be valid for both the 
interfaces. 
 
The discussion of this chapter starts when the systems are modeled using 
RMS quantities to determine the implication of the Thevenin impedances of the two 
sides. Following this, transfer function based analysis is presented to further develop 
the discussion. The numerical stability properties for time domain solution are 
discussed next. Then, we examine an application in which a simulation of a power 
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network can be interfaced through an ideal sampled source to provide connection to 
the HuT. After that, a VSC based interface is studied and effect of converter control 
on the performance of PHIL is explored. The analyses and proposals are validated 
through some numerical examples and PSCAD simulations. 
 
3.1. RMS LEVEL PHIL MODELING 
The schematic diagram of the system under consideration is shown in Fig. 
3.1. In this figure, the virtual side is represented by its Thevenin equivalent of V1, Z1. 
The Distributed Generation (DG) cluster is an example of the equipment to be tested. 
It may also include any local load and feeder. The HuT is represented by the 
Thevenin equivalent of V2 and Z2. 
 
Fig. 3.1. Two networks represented by their Thevenin equivalent. 
The conceptual diagram of the PHIL simulation system is shown in Fig. 3.2. 
In this figure, the two networks shown in Fig. 3.1 are split into two halves. The 
current I1 measurement from the virtual network controls the current-controlled 
current source If. In a similar fashion, the voltage-controlled voltage source Vf is 
controlled by the output of an LPF, which takes its input from the Point Of Common 
Coupling (PCC) voltage Vt. A resistor R3 is added in parallel with the current source 
to avoid a current mismatch condition. It is to be noted that the LPF is used to 
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suppress high frequency components arising out of dynamic simulations. The filter 
parameters are used to facilitate numerical stability. 
 
Fig. 3.2. Conceptual PHIL simulation diagram. 
The PHIL simulation is performed in a discrete-time and hence we shall 
present a discrete-time analysis below. We have chosen a first order LPF with a    
cut-off frequency of α, given by an ODE as 
tff VVV  
                 (3.1) 
This is written in difference equation form as 
        kVkVkVkV tfff  1               (3.2) 
where  = 1  exp(T), T being the sampling time. Also assuming a one 
sample delay between the virtual side current and the HuT current source, we get 
   kIkI f 11                  (3.3) 
 
The voltage Vt and the current I1 of Fig. 3.2 are given respectively by 
     kIZkV
Z
Z
kV feq
eq
t  2
2
               (3.4) 
 
   
1
1
1
Z
kVkV
kI
f
                 (3.5) 
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where 
23
23
ZR
ZR
Zeq

  
Here Zeq is the effective Thevenin impedance of the HuT side including the 
resistor. Note that (3.4) and (3.5) essentially are algebraic equations. Then, 
substituting (3.4) in (3.2) and (3.5) in (3.3) we get the following discrete-time state 
space model 
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            (3.6) 
The eigenvalues associated with the above equation can be expressed as 
     
2
141
2
1
2,1




ZZj eq
             (3.7) 
For the system stability, the eigenvalues should be inside the unit circle. 
Therefore we get the following condition from (3.7). 
     
  11
4
141
1
2
1
2


ZZ
ZZ
eq
eq


            (3.8) 
For the filter coefficient β  1, (3.8) implies that the HuT side impedance should be 
less than that of the virtual side to ensure a stable system operation. This puts a limit 
on the relative size of the impedances on the both sides. It also should be mentioned 
that, as can be inferred from (3.8), inclusion of the LPF is not always necessary 
although it increases the stability margins in all cases. 
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The problem with (3.8) is that the ratio with complex quantities is involved. 
Therefore, unless only inductances or resistances constitute Zeq and Z1, the equation 
cannot be validated. We shall therefore need some alternate method of representing 
the impedances. In the following sections, we shall verify the relation (3.8) using 
some other analytical tools. 
 
3.2. STABILITY ANALYSIS USING TRANSFER FUNCTION 
To explore the stability of PHIL implementation further, consider Fig. 3.3, in 
which, the block diagram representation of current type ITM of Fig. 3.2 is shown. In 
this diagram, transfer functions of DAC, ADC, VSC, and the LPF are denoted by the 
relevant subscripts. The open loop transfer function of the system can be stated as 
1Z
Z
TTTTT
eq
LPFVSCADCDACOL                 (3.9) 
 
Fig. 3.3. Block diagram of the system for current control. 
By assuming that all the errors associated with the interface part including 
measuring devices, DAC, ADC, etc. are negligible except the time delays associated 
with them and the simulator, a time delay of td can be considered as the combination 
of all the delays related to the interface system. So, the transfer function of (3.9) can 
be rewritten as 
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dsteq
LPFOL e
Z
Z
TT

1
              (3.10) 
Assuming that the LPF is not present (TLPF = 1) and denoting Zeq = sLeq + Req 
and Z1 = sL1 + R1, the characteristic equation of (3.10) can be given by 
    01 11   RsLeRsLT dsteqeqOL    (3.11) 
Now, using a first order Pade approximation of 
2
,
1
1 dst tk
sk
sk
e d 


    (3.12) 
the characteristic equation of (3.11) can be rewritten as 
      011112  RRLLkRkRsLLks eqeqeqeq    (3.13) 
Since, k is small compared to the values of the inductances, the above equation can 
be approximated as 
      01112  RRLLsLLks eqeqeq    (3.14) 
The first condition for stability of any system is that all the coefficients of its 
characteristic equation must be positive. Since the inductances, resistances and k 
cannot be negative, it is obvious from (3.14) that the system will be unstable if        
Leq > L1. Let us now choose an LPF with a transfer function of 




s
TLPF    (3.15) 
The characteristic equation (3.13) can then be rewritten as 
 
    01111
111
2
1
3


RRLkRRLkRs
kLLkRkLskLs
eqeqeq
eq


          (3.16) 
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This characteristic equation denotes the importance of selecting proper α 
value, as it can affect the corner frequency of the filter and place the closed loop 
poles in a desirable fashion. 
 
Example 3.1: This example shows the effect of varying the LPF parameter α 
on the system stability through root locus plots. The characteristic equation (3.16) 
can be rewritten as 
    
    0111
1
2
111
2
1
3


RRLkRLkRs
kLkLssRLkRskLs
eqeqeq
eq


 
The characteristic equation is then written in the form 1 + α G(s) = 0 form that is 
used for root locus as 
     
 
01
111
2
1
3
1111
2




sRLkRskLs
RRLkRLkRskLkLs eqeqeqeq
  
Let us choose the following parameters: 
μs100  ; 10  mH; 10  ;2  mH; 1 11  deqeq tRLRL  
The root locus plot for the system is shown in Fig. 3.4. For the values chosen, the 
system remains stable for α < 2.3103. The roots cross into imaginary axis at 
locations  j2.3104. 
 
The value of L1 is now changed to 9 mH, while the rest of the parameters 
remain unchanged. The roots locus for this system is shown in Fig. 3.5, where at the 
imaginary axis crossing occurs at α = 1.34105, when the poles are located at            
 j7.4104. 
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Fig. 3.4. Root locus plot for the system of Example 3.1. 
 
Fig. 3.5. Root locus plot for the system of Example 3.1 when L1 is changed. 
The above example showed the relation between α and the relative difference 
between the network inductances. If the inductances are closer, much freedom can be 
obtained in the selection of α. However, as the example demonstrates, even a 
potentially unstable PHIL case can always be stabilized by choosing proper values of 
LPF parameters. The effect of the LPF on stability margins is discussed in Chapter 4. 
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3.3. NUMERICAL STABILITY WITH TRAPEZOIDAL 
INTEGRATION 
Commercially available power systems simulation software packages like 
EMTP or EMTDC use the trapezoidal integration formation by Dommel [66, 67]. In 
this, an inductor (L), as shown in Fig. 3.6 (a), is replaced by a current source in 
parallel with a resistor, R (Fig. 3.6 (b)), where R = 2L/T, T being the integration 
interval. The memory function of the integration process is defined by the current 
source Ikm(t  T) as 
        TtvTtv
R
TtiTtI mkkmkm 
1
         (3.17) 
where vk and vm are voltages at nodes k and m respectively. The current through the 
inductor branch is then 
        tvtv
R
TtIti mkkmkm 
1
            (3.18) 
 
Fig. 3.6. Inductor representation in trapezoidal representation. 
Combining (3.17) and (3.18) and using the discrete-time notation, we get the 
current update as 
            1111  kvkvkvkv
R
kiki mmkkkmkm          (3.19) 
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Let us assume that the network of Fig. 3.2 contains only inductances L1 and L2 
instead of the impedances Z1 and Z2 respectively. Then using (3.19), (3.5) can be 
replaced as 
          kvkv
RR
kv
kiki ff
LL


 1
1
1
11
1
11  
where v1(k) = v1(k + 1) + v1(k) and RL1 = 2L1/T. It is further assumed that, for the 
network simulation, vf is held constant between two successive samples. This is a 
valid assumption since this is the output of a sample and hold circuit. Therefore the 
above equation can be rewritten as 
       kv
RR
kv
kiki f
LL 11
1
11
2
1 

             (3.20) 
 
From (3.19), i2 is given by 
          
2
2
2
22 1
1
1
L
tt
L R
kv
kvkv
R
kiki

           (3.21) 
where v2(k) = v2(k + 1) + v2(k) and RL2 = 2L2/T. Assuming that the time step T is 
the same as the sampling step, (3.2) and (3.3) can be written for instantaneous 
quantities in lowercase as 
        kvkvkvkv tfff  1             (3.22) 
   kiki f 11                (3.23) 
 
Since an inductor is represented by a current source in parallel with a resistor, 
the large resistance R3 in not required for this analysis. Therefore, if(k) = i2(k) and 
(3.23) can be written as  
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   kiki 12 1                 (3.24) 
From (3.22) we can have 
        1112  kvkvkvkv tfff             (3.25) 
Combining (3.22) with (3.25) and rearranging, the following equation is obtained 
            1112  kvkvkvkvkv ttfff   
Using the same assumption that vf is constant between two successive samples, and 
substituting vt(k) from (3.21), above equation can be written as  
   
 


















1
)(
1
)(
11
1
1 22
2
1
2 kvki
R
ki
R
kvkv LLff          (3.26) 
 
Let a state vector be defined as x
T
 = [vf   i1   i2]. The state space equation of 
the system then can be written from (3.26), (3.20), and (3.24) as 
    bkAxkx 1               (3.27) 
where 










































0
)(
1
)(
  ,
010
01
2
111
1
1
1
2
1
22
LL
LL
R
kv
kv
b
R
RR
A








 
This state equation then summarizes the case of a circuit tearing partway along an 
inductor when the voltages from the rest of the circuit can be considered constant. 
 
Example 3.2: In order to investigate the numerical stability aspect of the 
system, the eigenvalues of matrix A given in (3.27) can be considered. The 
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integration interval (T) is chosen as 10 µs and the value of L1 is chosen to be 60 
mH. To begin with, it is assumed that β is 0.95 and L2 is 30 mH. Of the three 
eigenvalues of A, one will be on the unit circle representing the ramping of the 
inductor current under fixed voltage differences since circuit resistances are 
neglected. That leaves two oscillatory eigenvalues that will predict the numerical 
stability. 
 
For the selected parameters the oscillatory modes are located well within the 
unit circle at 0.0128  j0.6979, with an absolute value of 0.6980. The value of L2 is 
now chosen as 60 mH. The oscillatory eigenvalues are then located at 0.0128  
j0.9870, with an absolute value of 0.9871. This indicates that the system is on the 
verge of instability. With L2 remaining at 60 mH, the value of β is now chosen as 0.5. 
The eigenvalues are then located at 0.1667  j0.7993, with an absolute value of 
0.8165, indicating an improvement in the stability condition. 
 
Example 3.3: Let us now verify the above observation through PSCAD 
simulation. Here vf is a voltage-controlled voltage source and if is a current-
controlled current source. In this case, the system frequency is chosen as 50 Hz and 
voltage sources are v1 = 9 sin (t) kV and v2 = 9 sin (t  30) kV, for  = 100 
rad/s. The integration interval is chosen as 100 µs, while the value of L1 is kept 
constant at 60 mH. 
 
The results for the various values of L2 and β are shown in Fig. 3.7. In this 
figure, the error implies the difference between PCC voltage vt of the original system 
without any tearing (Fig. 3.1) and that of the torn system shown in Fig. 3.2. Fig. 3.7 
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(a) shows the PCC voltage and the error for L2 = 30 mH and β of 1. As shown in the 
figure the error is almost zero barring some initial transients. Fig. 3.7 (b) shows the 
error when L2 is 60 mH. It can be seen that although the system is stable, there are 
some high frequency fluctuations in the error due to operation on the verge of 
instability without employing any suppressing measure for the error. The system 
becomes unstable when L2 is 62 mH. This is shown in Fig. 3.7 (c). With this value of 
L2, β is now chosen as 0.85, which leads to a stable operation as shown in Fig. 3.7 
(d). The small tracking error is caused by finite gains, as well as the delays 
introduced by the solution step size and the LPF. 
 
Fig. 3.7. Results with ideal sources for various β and L2. 
The abovementioned cases – the instantaneous case of Example 3.2 and the 
time domain solution in Example 3.3 – highlight the importance of the impedance 
ratio (mainly) L2:L1 and β. With the value of  nearing 1, the impedance ratio must 
be below 1 for numerical stability. On the other hand, for L2:L1>1, β can be changed 
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to provide the required stability margin. This, however, is not really a major problem 
in practice as will be discussed in Sections 3.5 and in more details in Chapter 5. 
 
The simple circuit of Fig. 3.2 supports the validity of the general case of 
complex circuits on left and right, provided that any genuine circuit dynamics are 
much slower than the circuit solution update rates. 
 
3.4. STABILITY ANALYSIS WITH A SAMPLED IDEAL 
CURRENT SOURCE 
Consider the PHIL implementation of the circuit shown in Fig. 3.1 with 
instantaneous quantities and the impedances consist of only inductors as shown in 
Fig. 3.8. It is assumed that the rest of the circuit is continuous-time, while the current 
source is sampled at T s to obtain the sampled current if

. Note that R3 is again 
needed here to avoid current mismatch. From Fig. 3.8 (a) we get 
 fvv
Ldt
di
 1
1
1 1               (3.28) 
 
Fig. 3.8. Equivalent circuits using sampled current source: (a) virtual side and (b) 
HuT side. 
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The LPF is as described by (3.15), therefore the equation for vf can be given 
by 
tf
f
vv
dt
dv
                (3.29) 
From Fig. 3.8 (b), the following equations are obtained 
 23 iiRv ft                  (3.30) 
2
22
3
2
2
32 1 v
L
i
L
R
i
L
R
dt
di
f 

             (3.31) 
Substitution of (3.30) in (3.29) gives 
 23 iiRv
dt
dv
ff
f
               (3.32) 
 
Let the following state vector of the system be formed 
 21 iivx fT   
The state space equation of the system then can be written from (3.32), (3.28), and 
(3.31) as 
21 bibAxx f 
               (3.33) 
where 
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

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




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
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2
1
1
2
2
3
3
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L
R
L
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Equation (3.33) gives a continuous-time description of the circuit 
components. However, it has been assumed that the current source is sampled at     
T s, the circuit solution of (3.33) can be converted into its discrete-time equivalent 
as 
       kgkigkFxkx f 211              (3.34) 
where 
       



 
T
TA
T
TATA dbekgdbegeF
0
22
0
11 ,, 
  
If the variations of if is assumed to be much slower than the system sampling speed, 
then by considering (3.23) and including if (k) in the matrix F, the above equation 
can be written as 
     kgkxFkx e 21               (3.35) 
where 
Fe = F + g1[0  1  0] 
Example 3.4: Let us choose a sampling time T of 100 µs and α of 30,000 
(i.e., an β of 0.95). The other parameters are L1 = 60 mH, L2 = 65 mH and R3 = 
10,000 . All the eigenvalues of Fe, barring the one associated with i1 as there is no 
damping, are inside the unit circle. However, if the L2 value is chosen as 70 mH, the 
system becomes unstable. It is to be noted that the system stability can be improved 
further by reducing α and deteriorated by increasing it. It can therefore be concluded 
that the impedance ratio plays a crucial part even when the circuit is solved at two 
different speeds. The 1:1 impedance ratio limit given in Examples 3.2 and 3.3, 
however, can be extended when the current source update rate is slower than the 
circuit simulation rate. 
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3.5. CONVERTER CONNECTED PHIL TEST  
With a VSC connected to the HuT side, Fig. 3.8 (b) can be represented as Fig. 
3.9. An LCL filter (Lf1CfLf2) is connected at the output of the VSC to prevent the 
high frequency switching components from entering the HuT side. It is to be noted 
that the resistance R3 used in Fig. 3.2 is not required here since the VSC with its 
associated filter does not behave as an ideal current source. 
 
Fig. 3.9. HuT side connected to VSC and LCL filter. 
 
3.5.1. VSC CONTROL 
The success of the scheme will depend on closed-loop control of the VSC 
which enables it to track the current accurately. In this chapter, a fixed frequency 
feedback strategy has been employed. The principals of operation and the tracking 
performance of the utilized controller are proposed and analyzed in [68, 69]. It is, 
however to be noted that inverter control is not the focus of this chapter and various 
control strategies can be employed to obtain the desired result [70]. Detailed analysis 
about the effects of VSC control strategy on PHIL performance and practical 
hardware PHIL test results will be presented in Chapter 5.  
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Schematic of the control strategy is shown in Fig. 3.10. This includes a 
triangular carrier signal vtri and a sampler with a frequency that is twice the carrier 
frequency (Fig. 3.10a). One feedback structure is shown in Fig. 3.10 (b) in which xc 
is a vector that contains i2, voltage across and current through the filter capacitor Cf 
(see Fig. 3.9). The vector xcref is the reference vector which contains i1 as one of its 
elements. The error vector is multiplied by the gain matrix  K to obtain uc, which is 
sampled by the sampler to produce uc

. Referring to Fig. 3.9, the switches S1 to S4 are 
then turned on and off using the following logic 
ON  OFF,  then 0 elseif
OFF  ON,  then 0 If
ON  OFF,  then 0 elseif
OFF  ON,  then 0 If
23
23
41
41
SSu
SSu
SSu
SSu
b
b
a
a




            (3.36) 
This produces a unipolar fixed frequency inverter output voltage. 
 
Fig. 3.10. VSC control scheme. 
 
3.5.2. STABILITY ANALYSIS WITH VSC 
Assume that the real-time circuit simulation is performed at a speed such that 
it is almost continuous-time compared to the updates of the inverter interface. The 
VSC is switched at a rate which is much slower and can be approximated as the 
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output of a sampled system. The virtual side equivalent circuit is the same as that 
shown in Fig. 3.8 (a). By assuming that the LPF is also the same as before, (3.28) 
and (3.29) are valid in this case as well. 
 
The equivalent circuit of Fig. 3.9 is shown in Fig. 3.11. In this figure, uc is 
assumed to be continuous time inverter generating a fixed voltage for the switch 
period. This is approximately true for fixed frequency pulse width modulated 
inverters. The following three equations can be written from Fig. 3.11. 
 
cfc
f
vu
Ldt
di

1
3 1               (3.37) 
 
2
22
2 1 vv
LLdt
di
cf
f


              (3.38) 
 23
1
ii
Cdt
dv
f
cf
               (3.39) 
 
Fig. 3.11. Equivalent circuit of the physical VSC connected system. 
The PCC voltage, vt, is given by 
 
tcf
f
fcft vv
Ldt
di
dt
di
Lvv 
2
22
2
1
           (3.40) 
Combining (3.38) and (3.40) we get 
2
22
2
22
2 v
LL
L
v
LL
L
v
f
f
cf
f
t



             (3.41) 
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Substituting (3.41) in (3.40) we get 











 2
22
2
22
2 v
LL
L
v
LL
L
v
dt
dv
f
f
cf
f
f
f
           (3.42) 
 
Let us form the following state vector of the total system 
 cffTt viiivx 321  
The state space equation of the system then can be written from (3.42), (3.28), (3.38), 
(3.37), and (3.39) as 
21 bubAxx ctt                (3.43) 
where 
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










 00
22
2
1
1
22
22
2
ff
fT
LL
v
L
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
 
 
Equation (3.43) gives a continuous-time description of the circuit 
components. However, by assuming that the VSC output voltage is a sampled 
waveform with a sampling time of T s, the circuit solution of (3.43) can be 
converted into its discrete-time equivalent as 
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       kgkugkFxkx ctt 211              (3.44) 
where 
       



 
T
TA
T
TATA dbekgdbegeF
0
22
0
11 ,, 
  
 
As mentioned earlier and shown in Fig. 3.10 (b), the VSC control signal is 
expressed as gains times errors in measurements to force primarily i2 to track if. The 
control performs an equivalent to 
             kikikkvkkikikku cffc 233221            (3.45) 
Combining (3.44) and (3.45), while assuming slow variations for if compared to the 
system sampling speed, we get 
     kgkxFkx tet 21               (3.46) 
where 
 231311 0 kkkkkgFFe   
 
Example 3.5: Assume a sampling time T of 100 µs and α of 30,000. Also, 
the other parameters are L1 = 60 mH, L2 = 80 mH, Lf1 = 8 mH, Lf2 = 100 mH, Cf = 75 
F. The controller parameters are designed using discrete-time linear quadratic 
regulator (DLQR) with Q = 1000 and r = 0.001 (which gives k1 = 824.76, k2 = 4.2 
and k3 = 127.42). The eigenvalues of the system are then inside the unit circle 
indicating a stable operation. 
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Even when the value of L1 is chosen as 10 mH, the system eigenvalues were 
marginally changed and remained inside the unit circle. This illustrates that the use 
of the VSC with the LCL filter moderates the numerical stability issues as discussed 
in previous sections and Examples 3.2 and 3.3. However, the choice of the feedback 
parameters of the VSC can lead to tracking instability. The main issue however is 
that a sufficient bandwidth of the converter is needed to track the reference current, 
which may contain a widespread of frequency components. A more detailed analysis 
on the effects of VSC and its controller parameters will be discussed theoretically 
and experimentally in Chapter 5. 
 
3.6. CONCLUSIONS 
PHIL tests provide a powerful method for testing different power system 
components. However, the stable test conditions must be provided before putting 
HuT to test. This chapter shows the origins of PHIL instability and how stable 
conditions can be applied in general power networks. The analyses have established 
the numerical stability limits for ideal network tearing solution. It has also been 
shown that even if the two sides of PHIL are solved with different speeds, the 
stability limitations will be the same. Nevertheless, when a VSC with the associated 
filter and controller replaces the ideal controlled current source, the numerical 
stability issues are suppressed. In other words, as long as the tracking performance is 
stable, the numerical stability is not a major problem. This means, converter 
connected PHIL tests provide more opportunities to improve the stability of the 
system. The presented results of the numerical and simulation examples, verify the 
validity of the presented theories. 
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CHAPTER 4 
ROLE OF LPF AND COMPONENTS DELAY ON PHIL 
 
In this chapter, stability and accuracy aspects of PHIL simulations in 
presence of an LPF are addressed analytically. Impacts of total loop delay and 
changing the LPF parameters on operation of PHIL simulation are also investigated. 
The presented studies have been tested experimentally using an RTDS and a 
SEMIKRON VSC. 
 
4.1. EFFECT OF LPF ON STABILITY MARGINS 
Let us consider a simplified system as shown in Fig. 4.1. The block diagrams 
of PHIL representation of the voltage type and current type ITM of the system are 
illustrated as Fig. 4.2 and 4.3, respectively. 
 
Fig. 4.1. The system under study. 
 
Fig. 4.2. Block diagram of the system decoupled based on voltage type ITM. 
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Fig. 4.3. Block diagram of the system decoupled based on current type ITM. 
In Fig. 4.2 and 4.3, TI and TV represent the interface transfer functions while 
THuT and TVirtual are transfer functions describing the HuT and the virtual side circuits, 
respectively. For both configurations, the corresponding open loop transfer function 
then can be given as 
VirtualHuTInterfaceOL TTTT                 (4.1) 
where TInterface = TI TV. 
By simplifying the interface part as a pure time delay plus the LPF introduced 
in Chapter 3, TOL can be rewritten as 
 
dst
VirtualHuTOL eTT
s
T





               (4.2) 
where α is the corner frequency of the LPF in rad/s and td is the total loop delay. It 
should be noted that, the computation time of the real-time digital circuit simulator is 
also included in td. 
 
Now note from Fig. 4.2 that THuT has a voltage as input and a current as 
output. On the other hand, TVirtual has a current as input and a voltage as output. 
Therefore these two transfer functions can be given by 
VirtualVirtualVirtualVirtual
HuTHuTHuT
HuT sLRZT
sLRZ
T 

 ,
11
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Therefore the open loop transfer function of the voltage type ITM is given by 
 
dst
HuT
VirtualV
OL e
sZ
Z
T





               (4.3) 
On the contrary, for current type ITM, as can be seen from Fig. 4.3, THuT has a 
current as input and a voltage as output, whereas TVirtual has a voltage as input and a 
current as output. Therefore its open loop transfer function is given by 
 
dst
Virtual
HuTI
OL e
sZ
Z
T





               (4.4) 
Equations (4.3) and (4.4), demonstrate the analogous and reciprocal behavior 
of the two types of ITM when the LPF is not present. To illustrate the effect of LPF 
on stability margins, let us consider an unstable current type ITM without the LPF. 
For this, ZHuT is chosen as 21 + 0.014s and ZVirtual is chosen as 18 + 0.012s. The Bode 
plot for the system is shown in Fig. 4.4 with the solid lines. It can be seen that, the 
system has a negative gain margin (i.e., the gain is above 0 dB at the phase crossover 
point of – 180). Although the original system without the time delay has an infinite 
gain margin, the inclusion of the time delay makes the system unstable. The Bode 
plots for the open loop transfer function of (4.4) for α = 5000 and α = 50000 are also 
shown in Fig. 4.4. It can be seen that the gains are below 0 dB in the phase crossover 
points indicating a stable system. It is also evident from the results that larger 
stability margins can be achieved with smaller value of LPF cut-off frequency.  
 
For the same values of ZHuT and ZVirtual without employing LPF, the voltage 
type interface, given by (4.3) is expected to be stable. The Bode plot of the system in 
this case is shown in Fig. 4.5, which implies on a stable system with positive gain 
margin and infinite phase margin. 
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Fig. 4.4. Bode plot of the potentially unstable current type interface system. 
 
Fig. 4.5. Bode diagram of the system represented by voltage type ITM. 
However, changing ZVirtual to 25 + 0.016s, while the HuT side parameters 
remain unchanged will make the voltage type interfaced system unstable. The Bode 
plot for such system is shown in Fig. 4.6 with the solid lines. Since at the phase 
crossover point of – 180 the gain of the system is above 0 dB, it is inferred that the 
system is unstable. Again employing an LPF can improve the stability of the system. 
Fig. 4.6 depicts the Bode plot of (4.3), in which the dashed lines show the system 
with α = 5000 and the dotted lines illustrate the system with α = 50000. Analogous to 
the current type interface, it is evident from the figure that stability margins are larger 
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with the smaller cut-off frequencies of LPF. This will be experimentally verified later 
in this chapter. 
 
Fig. 4.6. Bode plot of the potentially unstable voltage type interface system. 
 
4.2. EFFECT OF DELAYS ON STABILITY 
Several factors may affect accuracy and stability of PHIL simulations. The 
time delays caused by different components in the loop have a crucial impact on 
these aspects. As shown in Fig. 4.7, these delays can be categorized as follows 
tM : time delay of voltage and current measuring devices, 
tADC : time required for converting analog signals to digital, 
tRTS : time required by the real-time digital simulator, 
tDAC : time required for converting digital signals to analog, 
tVSC : time delay of the power amplifier and driver. 
Therefore, the total time delay of a PHIL open loop transfer function, td will be 
VSCDACRTSADCMd tttttt                (4.5) 
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Fig. 4.7. Time delays in a PHIL simulation. 
However, the main portion of td includes the computation time required by 
the real-time simulator i.e. tRTS. To probe the effect of total time delay, td, on stability 
of a PHIL test let us again consider the unstable current type PHIL implementation 
of the circuit shown in Fig. 4.1, with ZHuT = 21 + 0.014s and ZVirtual = 18 + 0.012s. As 
demonstrated in the previous section, an LPF with a cut-off frequency of α can 
improve the stability of the system. Nevertheless, stable operation of the system 
directly relates to the loop delay. Fig. 4.8 illustrates stability margins of the case 
while td is changed from 0 to 150 µs for four different LPF cut-off frequencies. The 
plot demonstrates the lesser is the time delay, the more are the stability margins. 
 
Fig. 4.8. Effect of delay and filter cut-off frequency on stability margins. 
Taking into account that LPFs impose a phase shift between measured data 
and the filtered signal, it can be concluded that the stability improvement achieved 
by employing an LPF always sacrifices some fraction of the results accuracy. A 
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lower value of the cut-off frequency improves the stability more than a higher one, 
but on the other hand it affects the accuracy. It can also be inferred from Fig. 4.8 that 
for the systems with higher computing speeds, i.e. less time delays, higher cut-off 
frequencies can be chosen. This implies a more accurate simulation while stability 
margins are still in an acceptable level. So, real-time digital simulators with higher 
processing speeds can provide more stability margins and more accurate results 
simultaneously. In the following section, some experimental tests are done to verify 
the validity of the given analysis. 
 
4.3. EXPERIMENTAL TEST RESULTS 
In order to experimentally verify the hypotheses of the previous sections, an 
RTDS and a SEMIKRON modular IGBT stack are utilized. The SEMIKRON VSC 
serves as the power amplifier between the virtual network simulated in the RTDS 
and the HuT. The virtual side of the system is simulated in the RTDS using its GUI, 
RSCAD with a circuit solution time-step of 12 µs. The GTDO card of RTDS is used 
to import the generated switching signals to the VSC driver board. The required HuT 
voltages and currents are measured and transferred to the GTAI card of the RTDS. 
Fig. 4.9 shows a schematic of the practical PHIL implementation and the 
experimental setup used to perform the tests is shown in Fig. 4.10. 
 
Fig. 4.9. Schematic of the practical PHIL implementation. 
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Fig. 4.10. Photograph of the hardware setup. 
The aim of the VSC controller in the voltage type and current type interfaces 
is to follow vVirtual and iVirtual as accurate as possible, respectively. Hence, any type of 
controller that can serve this purpose can be utilized. For the experiments of this 
section, the control scheme is based on state feedback as has been discussed in [68] 
and [69]. A triangle waveform of 10 kHz is used to generate unipolar PWM 
switching signals. 
 
4.3.1 VOLTAGE TYPE INTERFACE 
For this type of interface, the hardware side of Fig. 4.1 is connected to the 
VSC through an LC filter. The filter and the source voltages are given in Table 4.1. 
Table 4.1. Parameters used for the tests. 
System Parameter Value 
vS,Virtual 45 sin(100πt), V 
vS,HuT 35 sin(100πt–25°), V 
LFilter 10, mH 
CFilter 650, µF 
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Fig. 4.11 shows the PHIL test results for ZVirtual = 18 + 0.012s and ZHuT = 21 + 
0.014s. Based on the discussion given in Section 4.1, the system is stable for these 
parameters. In order to have a benchmark to evaluate the results of the experimental 
tests, the original system of Fig. 4.1 is simulated in RSCAD as well. So, the current 
and voltage errors shown in the figure are the difference between the voltage and 
current of the original circuit and the HuT. Since the hardware model cannot be 
expected to reflect the exact characteristics of the real one, some portion of the error 
would be due to inaccurate models and is not associated with the PHIL simulation. 
More detailed discussions about evaluating accuracy of PHIL simulations can be 
found in [32] and [63]. Note that, the data are collected from RTDS (RSCAD, 
RunTime) and then are plotted using MATLAB for better clarity. A stable operation 
of the system can be seen from the figure. 
 
Fig. 4.11. Practical PHIL results for inherently stable voltage type interface. 
Now, ZVirtual is altered to 25 + 0.016s, while ZHuT kept unchanged. According 
to the analysis of Section 4.1, without taking any measure, PHIL simulation of such 
system will be unstable. Fig. 4.12 shows the experimental results of implementing 
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the PHIL test where two different cut-off frequencies, α, are considered for the LPF. 
Gains of the controller are the same in both cases to maintain the focus only on effect 
of the LPF. From the figure, it is clear that the system operation is stable with the 
both filters. Also, as it is evident from the sub-plots (b) and (d), the error 
corresponding to the larger α, is smaller. However, as it is discussed in previous 
sections, α cannot be an arbitrary large number since it will reduce the stability 
margins and may result in an unstable operation. 
 
Fig. 4.12. Practical PHIL results for inherently unstable voltage type interface. 
 
4.3.2 CURRENT TYPE INTERFACE 
In order to enable the VSC to track the reference current, an LCL filter is 
utilized, where the filter’s capacitance and high frequency and low frequency side 
inductances are 50 µF, 8 mH, and 100 mH respectively. The voltage sources are the 
same as given in Table 4.1. According to the analysis of Section 4.1, the current type 
interface would be stable for ZVirtual = 25 + 0.016s and ZHuT = 21 + 0.014s. It is clear 
in plots of Fig. 4.13 that the results of the experimental implementation of the PHIL 
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test also verify the stable operation of the system. Here, again the error is defined as 
the difference between the original circuit and HuT quantities. 
 
For this type of interface, changing ZVirtual to 18 + 0.012s makes the closed 
loop system unstable. LPFs with two different cut off frequencies are used for 
stabilization. It is clear in plots of Fig. 4.14 that the system does not show any 
unstable behavior. Analogous to the voltage type interface, error is smaller when a 
larger cut-off frequency is chosen for the LPF. 
 
For both the stabilized cases shown in Fig. 4.12 and 14, a redesign of the 
controller parameters could lead to better tracking for α = 5000. But on the other 
hand, for α = 50000 the modified controller may lead to an unstable situation since 
the LPF does not provide sufficient stability margins to change the controller 
parameters freely without the risk of retrograding stability. Effect of the power 
interface controller on performance of PHIL test is the theme of the next chapter. 
 
 
Fig. 4.13. Practical PHIL test results for inherently stable current type interface. 
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Fig. 4.14. Practical PHIL results for inherently unstable current type interface. 
 
4.3.3 EFFECT OF REAL-TIME SIMULATOR SOLUTION STEP-SIZE 
As mentioned in previous sections, one of the most influencing factors on 
stability of PHIL tests is the total time delay of the whole loop. Amongst the several 
components time delay given in (4.5), the computation time required by the real-time 
digital simulator is usually the largest one. To probe the effect of the simulator 
computation speed, let us again consider the stabilized case of voltage type interface 
with ZVirtual = 25 + 0.016s, ZHuT = 21 + 0.014s, and α = 5000. Fig. 4.15 shows the 
voltage error for this case which is repeated for two different circuit solution time 
steps, 12 µs and 25 µs. It is clear from this graph that the error has a smaller 
magnitude and is smoother for faster computation or in other words for smaller 
system time delay. It should be noted that, for the system under study when the 
simulator solution time-step is 25 µs, the stability margin provided by the LPF with  
α = 50000 is not enough to run a stable PHIL test. 
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Fig. 4.15. Comparison between errors for two different real-time computation 
speeds. 
 
4.4. CONCLUSIONS 
In this chapter, stability and accuracy of PHIL simulations are discussed 
through analytical studies as well as experimental tests. The study demonstrates aside 
from the ratio of equivalent impedance of the two sides, time delay caused by 
different components including the real-time computer is also an important factor 
that can limit stability margins. It has been shown that an LPF can improve the 
stability of PHIL test but its parameters must be tuned carefully. Although the 
smaller corner frequencies imply on more stability margins, increasing the time delay 
imposed by the filter deteriorates the accuracy of the results. So, for a given system 
speed, determining the LPF parameters is a trade-off between system stability 
margins and results accuracy. Moreover, it has been demonstrated that smaller real-
time digital simulator solution time-step can provide more accurate results and also 
increase the stability margins. Practical PHIL test results using an RTDS confirm the 
validity of the proposed analysis. 
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CHAPTER 5 
CONTROLLING CURRENT AND VOLTAGE TYPE 
INTERFACES IN PHIL SIMULATIONS 
 
There are two different stability aspects that need attention for PHIL 
simulations. One is the numerical stability associated with the splitting a system into 
two parts. The other is associated with the practical implementation, such as interface 
amplifier bandwidth, sensor noise, time delay, and ripple of the power amplifier. The 
theme of improving stability of PHIL implementation has been discussed in literature 
and some techniques have been employed such as FSF [18, 42, 44, 62], HIA [42], 
using different IAs [39, 41], and limiting signal exchange to only fundamental 
frequency RMS level values [19]. However, the effects of VSC and its associated 
controller on PHIL stability aspects have not been yet discussed. 
 
The aim of this chapter is to employ power electronic amplifier for PHIL 
testing and investigating the effects of the amplifier control scheme on performance 
of PHIL. In this regard, a VSC is used to interface a simulated network with the HuT. 
Two separate cases of VSC control – current and voltage – are presented here. As a 
result, guidelines are proposed and analyzed to demonstrate the effect of proper 
converter control strategy on improving PHIL stability. The associated filtering 
issues are also investigated and discussed. The proposals are validated through 
several experimental PHIL tests on RTDS. 
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5.1. VSC CONTROL 
To discuss the VSC control strategy used in this chapter, a simplified power 
system model is considered (see Fig. 5.1). As illustrated, the virtual side contains the 
voltage source v1 with the feeder and source impedance being represented by 
R1+jωL1. The hardware side voltage source v2 has a source impedance jLs. It also 
contains passive R-L load (Rl1, Ll1), resistive load Rl2, and feeders with impedance of 
R2+jωL2 and R3+jωL3. Ideally, iVirtual should be equal to iHuT and vVirtual should be 
equal to vHuT. However, with the network being torn, this will not be so. The main 
idea of the VSC control is force them to be equal. 
 
Fig. 5.1. Simple network under study. 
 
5.1.1. VSC CONTROL FOR CURRENT TRACKING 
The schematic diagram of the VSC employing a single-phase H-bridge 
converter connected to the HuT is illustrated in Fig. 5.2. To suppress high frequency 
switching components from entering the HuT, an LCL filter (Lf1CfLf2) is utilized. 
As the main aim is to have iHuT as close as possible to iVirtual, here iVirtual is selected as 
reference for the VSC. 
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Fig. 5.2. Current controlled VSC. 
The success of the scheme depends on the current tracking accuracy of the 
VSC closed-loop control. Closed-loop current tracking in the presence of a filter, 
however, is a nontrivial task [70]. In this chapter, a fixed frequency feedback strategy 
has been employed which is discussed below. 
 
The control strategy includes a triangular carrier signal vtri and a sampler with 
a frequency of 1/Ts that is twice the carrier frequency. The feedback structure is 
shown in Fig. 5.3 in which xc is the state vector, while the vector xcref is the reference 
vector. The error vector is multiplied by the gain matrix  K to obtain uc, which is 
sampled by the sampler to produce uc

. This signal (uc

) and its negative are then 
compared with the triangular carrier waveform vtri to produce the switching signal. 
Referring to Fig. 5.2, the switches S1 to S4 are then turned on and off using the 
following logic 
ON  OFF,  then 0 elseif
OFF  ON,  then 0 If
ON  OFF,  then 0 elseif
OFF  ON,  then 0 If
23
23
41
41
SSu
SSu
SSu
SSu
b
b
a
a




  (5.1) 
This produces a three-level inverter output voltage and is normally termed as 
regular sampled error sawtooth modulation [71]. 
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Fig. 5.3. VSC control scheme. 
Let us now refer to Fig. 5.2 in which the current through the inductor Lf1 is 
denoted by if1 and the voltage across the capacitor Cf is denoted by vcf. The current 
iHuT flows through the inductor Lf2. By defining a state vector x as [if1  vcf  iHuT]
T
 and 
assuming that the inverter output voltage is Vdcuc, the following state space equation 
can be written for the filter circuit 
cBuAxx    (5.2) 
where 
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It is to be noted that the HuT side model is not known a priori. Hence this 
part of the circuit is not used in the controller design. The designed controller has to 
take into account that there might be a Thevenin equivalent circuit connected to Lf2. 
The discrete-time equivalent of the circuit at the sampling frequency of 1/Ts is 
given by 
     kGukFxkx c1   (5.3) 
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where 
 


s
SS
T
TAAT
BdeGeF
0
,   
A discrete-time linear quadratic regulator (DLQR) for the discrete-time 
system of (5.3) can then be designed as 
             kxkxkkkkxkxKku refrefc  321   (5.4) 
where xref is a vector of references for if1, vcf and iHuT. Of these only the actual 
reference for iHuT is available, which is the measured iVirtual. It is also difficult to form 
the references for the other two variables as this will require numerical integration 
and differentiation, which are prone to error and periodic integration is difficult to 
implement. Furthermore, if the current tracking is mainly concerned with following 
iVirtual, the other two variables must not detract from its fundamental component and 
force the high frequency components to zero. 
 
From the above argument, two High-Pass Filters (HPFs) are included in the 
feedback loop. These are given by 


 



ss
s
i
i
f
HPf
1
1
1
  (5.5) 


 



ss
s
v
v
cf
cfHP
1   (5.6) 
The state reference shown in Fig. 5.3 is then formed as  Virtual
T
cref ix 00  and the 
states are given by  HuTcHPHPfTc ivix 1 . The control law of (5.4) is then modified 
as 
             kxkxkkkkxkxKku crefccrefcc  321   (5.7) 
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To investigate the stability of the modification in control, (5.5) and (5.6) can 
respectively be written as 
LPffHPf iii 111    (5.8) 
cfLPcfcfHP vvv    (5.9) 
where 
11 fLPf i
s
i



    (5.10) 
cfcfLP v
s
v



    (5.11) 
Now, by including if1LP and vcfLP, an extended state vector can be formed as 
 cfLPLPfHuTcffTe viivix 11  
The extended state space equation of the system is then computed for the 
network shown in Fig. 5.2. This is given by 
ceeee uBxAx     (5.12) 
where 
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The discrete-time representation of (5.12) is given by 
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     kuGkxFkx ceee 1     (5.13) 
where 
 


s
SeSe
T
e
TA
e
TA
e dBeGeF
0
,   
The control law (5.7) is then given by 
            
           
   kikkxK
kikkvkkikkikkvkkik
kikikkvkkikku
Virtualee
VirtualcfLPLPfHuTcff
VirtualHuTcHPHPfc
3
32113211
3211 00



  
                 (5.14) 
where  21321 kkkkkKe  . Substituting (5.14) in (5.13), the closed-loop 
system is given by 
       kikBkxKGFkx Virtualeeeeee 31     (5.15) 
For a modulation in the linear range, the matrix 
eee KGF   gives the closed-loop 
eigenvalues and hence predicts the stability of the system. Let us consider the 
following example. 
 
Example 5.1: To demonstrate the current tracking ability of the VSC, let us 
consider the system of Fig. 5.2 connected to the hardware part of Fig. 5.1. The 
system parameters are: 
 
System: System Frequency = 50 Hz, vbase=9 kV, Sbase=1.8 MVA, v2 = 1 sin 
(t  30) kV, Ls = 5 mH 
Feeder & Load: R2 = 16 , L2 = 9.6 mH, Rl1 = 7 , Ll1 = 9.9 mH, Rl2 = 15 , 
L3 = 31 mH, R3 = 65 , 
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VSC & Filter: Vdc = 60 V, Lf1 = 8 mH, Lf2 = 50 mH, Cf = 100 F  
HPF cut-off frequency:  = 5000 rad/s 
 
The gain matrix is computed using a DLQR approach. This gives us only an 
indication of their variation range. However, since this design is based solely on the 
filter parameters where the network on the right with the voltage source being 
neglected, this often leads to large tracking error. To alleviate this problem, the error 
gain is increased so as to get a desirable tracking performance without distortion. The 
gain matrix is then chosen as  40033K . With this gain matrix, the discrete-
time eigenvalues of the closed-loop system (5.15) are 0.0275, 0.5563, 0.7788, and 
0.9557 ± j0.1673, well within the unit circle. 
 
In order to practically examine the proposed theory, a SEMIKRON modular 
IGBT stack is used as the VSC. The controller is implemented in RTDS using The 
Draft part of its GUI, RSCAD. The sampled control signal, uc

, is generated using a 
20 kHz sample and hold block, and then compared with a triangular waveform with a 
frequency of 10 kHz. Therefore, the switching frequency is 10 kHz. The switching 
signals, ua and ub generated by the controller are given to the driver circuit of the 
VSC using RTDS GTDO card. The VSC includes standard 62 mm IGBT modules 
with a driver circuit based on the features of the Skyper 32 Pro. The required 
measured signals are multiplied by a gain to make the quantities of virtual side and 
HuT compatible. These signals are imported to the RTDS through its GTAI card. It 
should be noted that all the data are recorded by RSCAD-RunTime and for better 
clarity are plotted using MATLAB. The practical laboratory setup is similar to what 
given in Fig. 4.7 in Chapter 4. 
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Fig. 5.4 shows the current tracking results. In this case, a reference current 
with a peak value of 0.5 pu has been chosen and the hardware current and tracking 
error are presented. As given in Fig. 5.4 (b) the maximum tracking error is about 0.01 
pu, i.e. 2%. 
 
Fig. 5.4. Practical current tracking results for sinusoidal reference. 
For further investigations, the following reference current, iRef is considered. 
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Since the inverter bandwidth limitation prevents it from following sharp changes, 
some modifications in LCL filter and feedback gains are necessary for the new 
reference. So, to make the controller faster and reduce the tracking error, Cf and K 
are changed to 50 F and  15053K  respectively. A brief discussion about the 
effect of VSC filter on converter response is given in the Section 5.3. 
 
Fig. 5.5 shows the reference and measured current and also the tracking error. 
It can be seen that the error is not large in most cases. However, it shoots up during 
the discontinuities of the reference current when it changes sharply. 
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Fig. 5.5. Practical current tracking results for harmonic reference. 
 
5.1.2. VSC CONTROL FOR VOLTAGE TRACKING 
For the voltage tracking control, an LC filter is chosen instead of the LCL 
filter. The VSC-filter configuration is shown in Fig. 5.6. The rest of the circuit is 
same as the hardware part in Fig. 5.1. Under this configuration, voltage vcf across the 
filter capacitor Cf should be equal to the virtual side voltage vVirtual. The controller is 
the same as shown in Fig. 5.3, except that the reference voltage vVirtual is used as a 
feed-forward term where a fraction  of it is added to form uc. This is illustrated in 
Fig. 5.7. The control law is then given by 
        
        kvkxkxkk
kvkxkxKku
Virtualcrefc
Virtualcrefcc




21            
   (5.16) 
where  Virtual
T
cref vx 0  and the states are given by  cfHPfTc vix 1 . The remaining 
part of the control is the same as shown in Fig. 5.3. 
 
Fig. 5.6. VSC-filter structure for voltage tracking. 
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Fig. 5.7. Voltage control feedback loop. 
Referring to Fig. 5.6, a state vector,  Tcff vix 1  is formed. Then a state 
space equation of the form (5.2) can be written for the filter circuit, where 
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The discrete-time equivalent of the circuit is the same as that given by (5.3). Of the 
state variables, the reference for the capacitor voltage vcf is given by vVirtual. However 
the reference for the current if1 is not readily available. We shall therefore use an 
HPF of the form given by (5.5). Following the same pattern of derivation given in the 
previous sub-section, we form an extended state vector for the entire network as 
 LPfHuTcffTe iivix 11  
The extended state space equation of the entire network is then given in the 
same form as (5.12), where 
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The discrete-time representation of the above system is then given as (5.13). 
The control law (5.16) is then given by 
           
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2
211
            
0
   (5.17) 
where  121 0 kkkKe  . The closed-loop system is then given by 
         kvkkxKGFkx Virtualeeeee  21    (5.18) 
 
Example 5.2: Let us consider the same system as given in Example 5.1, 
except the following filter parameters: Lf1 = 8 mH, Cf = 650 F. Note that a larger 
filter capacitor is chosen to reduce the ripple in the output voltage and improve the 
tracking performance. The gain matrix is computed using a DLQR approach and it is 
given by  83K . With this gain matrix, the discrete-time eigenvalues of the 
closed-loop system (5.18) are 0.1474, 0.9268, and 0.9071 ± j0.1905, well within the 
unit circle. 
 
The voltage tracking results are shown in Fig. 5.8 in which the reference 
voltage is 1 pu (peak). The value of  is chosen as 0.01 for this case. Tracking error 
in this case is always less than 0.36%. 
 
Analogous to the previous case, voltage control is also tested for a reference 
voltage containing harmonics, given by 
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Fig. 5.8. Practical voltage tracking results for sinusoidal reference. 
A modification is made to value of the filter capacitor, K, and  as 100 F, [12  2.5], 
and 0.01 respectively. Tracking results are shown in Fig. 5.9. It can be seen that the 
steady state tracking error is less than 2%. However, due to the inability of the VSC 
to follow sharp changes, the error shoots up during the sharp voltage changes. 
 
Fig. 5.9. Practical voltage tracking results for harmonic reference. 
In the following section, practical voltage and current type PHIL test results 
for several cases of simple and complex power systems will be presented. 
 
5.2. EXPERIMENTAL PHIL SIMULATIONS 
Control strategies given in the previous section is utilized to perform several 
practical PHIL tests. The tests are categorized into two subsections for current type 
and voltage type interfaces. In each subsection, a number of case studies on some 
simplified and also complex power networks have been presented. All the tests have 
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been performed with the same hardware setup as described in the previous section. 
Collected data have been re-plotted in MATLAB for better clarity. 
 
5.2.1. CURRENT TYPE INTERFACED PHIL TESTS 
In this section, some current type PHIL test case studies are presented. The 
interface structure is as described in previous chapters and the VSC control strategy 
is as given previously in this chapter. 
 
Example 5.3: Consider the simple system under study shown in Fig. 5.10. 
This contains two voltage sources, v1 and v2 and two feeders with inductances and 
resistances of L1, L2, R1, and R2 as indicated. The line along which this network will 
be split is also shown in this figure. 
 
Fig. 5.10. The simple system under study for example 5.3. 
The schematic diagram of the current type PHIL implementation of the 
system is shown in Fig. 5.11. Here, the virtual part on the left is driven by a variable 
voltage source vf, which is the output of the LPF. The input to the LPF is the 
measured PCC voltage vt from the hardware component on the HuT side. The current 
i1 of the virtual side is given as an input to the VSC so that it can reproduce this and 
make i2 as close as possible to i1.  
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Fig. 5.11. Practical PHIL test structure of example 5.3. 
Consider the system of Fig. 5.11 with the following system and filter 
parameters 
v1 = 9 sin (t) kV, v2 = 9 sin (t  30) kV, =100π, L1 = 70 mH, R1 = 25 Ω, 
Lf1 = 8 mH, Lf2 = 100 mH, Cf = 75 F 
The transfer function of the LPF is given by 
 
20000
20000
LPF


s
s  
A linear quadratic regulator (LQR) like solution is used for the choice of the 
gain matrix K. The practical results are shown in Fig. 5.12 for an L2 of 80 mH and R2 
of 30 Ω, which are larger than L1 and R1 respectively. Fig. 5.12 (a) shows the 
hardware PCC voltage vt and the LPF output vf. The error between these two voltages 
is shown in Fig. 5.12 (b). Virtual side current, i1, and current of the hardware side, i2, 
and the corresponding error are given in Fig. 5.12 (c) and (d). The peak of the errors 
is less than 5% and 10% respectively. Note that as discussed in Chapter 4, aside from 
the tracking inaccuracy, some portion of the error comes from the small phase shift 
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between the reference and measured signal due to time delay imposed by several 
factors including the LPF. 
 
Fig. 5.12. Voltage, current, and errors with the system of example 5.3. 
To test the system when some harmonic components are present, the 
inductance L2 and resistance R2 are chosen as 10 mH and 15 Ω respectively, and the 
voltage source v1 is assumed to contain odd harmonics up to 19
th
 order, given by 
  kV 12sin
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where  = 100. The voltage is shown in Fig. 5.13 (a). The PCC voltage, vt, 
measured at the HuT side and presented in Fig. 5.13 (b), shows distortion. The 
voltage and current errors are shown in Fig. 5.13 (c) and (d) respectively. It can be 
seen that these errors contain spikes indicating limitations in the VSC bandwidth to 
follow sharp changes in current resulting in current and voltage peaks. The tracking, 
in general, however is good. 
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Fig. 5.13. Tracking performance with harmonic source. 
To probe the bandwidth limitation further, the voltage v1 is now chosen as 
    kV 31sin2.0sin0.91 ttv    
The results are shown in Fig. 5.14. It can be seen that both voltage and current errors 
have considerable ripple, indicating deterioration in the tracking performance for this 
higher bandwidth signal. A VSC with higher switching speed or wider bandwidth 
will be required for adequate tracking of signals with higher order harmonics. 
However, for most power system applications, harmonics up to 20
th
 order is usually 
considered adequate and hence a switching frequency above 10 kHz will not be 
essential for many applications. 
 
This example shows the performance of the PHIL implementation of a simple 
system. The performance is more than adequate for most cases. In the following 
examples we consider some more complicated power systems. 
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Fig. 5.14. Tracking performance with 31
st
 order harmonics. 
 
Example 5.4: Consider the system shown in Fig. 5.1, with the network 
tearing line as indicated. The functioning of PHIL simulation with current tracking 
VSC will be demonstrated in this example. The LPF transfer functions is given by 
 
5000
5000
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
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s  
Consider the same hardware side network parameters as given in Example 5.1 with 
the same VSC and LCL filter. Parameters of the virtual network, simulated in RTDS, 
are 
mH 18 ,25 pu, )sin(1 111  LRtv   
The feedback gain matrix is tuned as K = [3  5  460] to achieve a better 
tracking. Results of the practical PHIL test are represented in Fig. 5.15. The HuT 
measured current and its reference are shown in Fig. 5.15 (a) when the virtual side 
current used as the reference for the VSC current tracking action. Fig. 5.15 (b) 
presents the tracking error. HuT voltage after passing through the LPF forms the 
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virtual side voltage. Both voltages are presented in Fig. 5.15 (c) together with the 
corresponding error given in subplot (d). 
 
Fig. 5.15. Practical current tracking PHIL results. 
Let us now consider a different set of virtual side parameters, given by 
mH 9 ,17 11  LR  
The current type interface has been found to be unstable for these virtual side 
parameters. Nevertheless, effect of adding the LPF in the loop and also the limited 
bandwidth of the converter stabilizes the system as is clear from plots shown in Fig. 
5.16. Although current tracking error increases in comparison with the previous case, 
the results demonstrate the stable operation of the system. Voltage error remained 
more or less the same as no change was made to the LPF parameters. The gain 
matrix used for this test is K = [3  5  220]. 
 
Example 5.5: Now, consider a relatively more complex system as shown in 
Fig. 5.17. In this figure, different feeder sections are denoted by the subscript ‘f’, 
while the loads are denoted by the subscript ‘l’. The values of the different 
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parameters are listed in Table 5.1. The network tearing line is also indicated in this 
figure. The circuit on the left of the network tearing line is simulated in RTDS as the 
virtual side of the test, while the circuit on the right is considered as the HuT and 
consists of physical systems with the interface driven by the VSC. 
 
Fig. 5.16. Practical current tracking PHIL results for the new virtual side network. 
 
Fig. 5.17. The schematic diagram of the complex network. 
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Table 5.1. Parameters of the complex system. 
System quantities Values 
System frequency 50 Hz 
Base voltage (peak) 9 KV 
Base power 1.8 MVA 
Voltage Source v1 1 sin (t) pu 
Voltage Source v2 1 sin (t˗30
°
) pu 
Feeder (Rf1, Lf1) 0.432 , 12.8 mH 
Feeders (Rf2, Lf2), (Rf3, Lf3), (Rf4, Lf4) 0.2016 , 6.4 mH 
Feeder (Rf4, Lf4) 25 , 20 mH 
Feeder (Rf5, Lf5) 16 , 9.6 mH 
Feeder (Rf6, Lf6) 65 , 31 mH 
Source inductance (Ls) 5 mH 
Loads (Rl1, Ll1), (Rl3, Ll3) 50 , 100 mH 
Load (Rl2, Ll2) 25 , 100 mH 
Load (Rl4, Ll4) 7 , 9.9 mH 
Load (Rl5) 15  
Filter capacitance Cl2 50 F 
 
The entire network without tearing is first simulated in RSCAD and the 
simulation results for PCC voltage and the current flowing into feeder 5 are shown in 
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Fig. 5.18. According to this figure, both voltage and current contain some harmonic 
contents. After splitting the network, voltage and current of HuT should almost be 
the same as those presented in Fig. 5.18. However, taking into account that the 
hardware model used for plotting Fig. 5.18 is not exactly the same as the real 
hardware, there might be some minor differences between the simulation results and 
the hardware test case. In spite of that, the graph can still be used to obtain an overall 
insight about these quantities. 
 
Fig. 5.18. PCC voltage and feeder 5 current. 
The controller should be able to follow the sharp changes of the reference 
current. So, following parameters are considered for the filter and gain matrix. 
]1055.16.1[ μF, 50 mH, 50 mH, 8 21  KCLL fff  
An LPF, with the following transfer function, is used for feeding the hardware 
voltage to the simulated network. 
 
20000
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s  
Fig. 5.19 show results of the practical implementation of the current type 
PHIL for the complex system under study. As can be seen, the overall tracking action 
is acceptable and the peaks of the error are due to the small phase shift between the 
two currents. 
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Fig. 5.19. Practical PHIL results for the complex system. 
 
Example 5.6: In this example, an even more complex power system with a 
breaker switch, as shown in Fig. 5.20, is considered. Same as the previous example, 
feeder sections are indicated by the subscript ‘f’, while the loads are denoted by the 
subscript ‘l’. The values of the different parameters are listed in Table 5.2. The 
circuit on the left of the network tearing line (the virtual side) is simulated in RTDS, 
while the circuit on the right (HuT side) consists of physical systems. The interface 
and control strategy are the same as the one described in the previous section. 
 
The results are shown in Fig. 5.21 in which the breaker across the capacitor 
Cl1 is closed at 0.1 s. It increases the errors of both voltage and current. However, the 
overall tracking performance is satisfactory. Basically, the tracking performance is 
limited by the bandwidth and switching speed of the VSC. 
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Fig. 5.20. The schematic diagram of the complex network of Example 5.6. 
 
Fig. 5.21. Results with the complex system of Example 5.6. 
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Table 5.2. Parameters of the complex system of Example 5.6 
System quantities Values 
System frequency 50 Hz 
Voltage Source v1 9 sin (t) kV 
Voltage Source v2 9 sin (t  30) kV 
Feeder (Rf1, Lf1) 0.432 , 12.8 mH 
Feeders (Rfn, Lfn), n = 2, 3, 4, 5, and 6 0.2016 , 6.4 mH 
Feeder (Rf7, Lf7) 20 , 25 mH 
Feeder (Rf8, Lf8) 14 , 9 mH 
Feeder (Rf9, Lf9) 64 , 37 mH 
Source inductance (Ls) 5 mH 
Load (Rl1, Ll1), (Rl3, Ll3), (Rl4, Ll4), (Rl5, Ll5) 50 , 100 mH 
Load (Rl2, Ll2) 10 , 100 mH 
Load (Rl5, Ll5) 15 , 10 mH 
Load capacitance Cl1, Cl4 10 F 
Filter capacitance Cl2, Cl3 50 F 
Speed of dc motor 0.5 pu 
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5.2.2. VOLTAGE TYPE INTERFACED PHIL TESTS 
In this section, some practical case studies for voltage type PHIL simulation 
are presented. The interface structure is as described previously and the control 
scheme is the same as presented in Section 5.1. 
 
Example 5.7: In this example, the voltage type interface representation of the 
system given in Fig. 5.1 is investigated. The hardware side, VSC, and LC filter 
parameters are the same as the one given in Example 5.2. The virtual side network 
parameters are 
mH 9 ,17 pu, )sin(1 111  LRtv   
A gain matrix of  123K  and 005.0  is utilized to reduce the tracking 
error. Fig. 5.22 illustrates the practical implementation results of the PHIL test. In 
Fig. 5.22, subplot (a) shows the measured HuT voltage and its reference signal while 
subplot (b) represents the corresponding tracking error. HuT measured current and 
the difference between this current and the current fed to the virtual side are plotted 
in Fig. 5.22 (c) and (d). 
 
To examine the operation of the system under inherently unstable situations, 
the parameters of the virtual side network are changed to  
mH 18 ,25 11  LR  
Similar to what discussed for the current tracking interface of Example 5.4, the new 
virtual side impedance could lead to unstable situation if the LPF was not employed. 
As the graphs of the Fig. 5.23 demonstrate, notwithstanding the increase in the 
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tracking error, the system is well stabilized and the PHIL overall operation is 
satisfactory. 
 
Fig. 5.22. Practical voltage tracking PHIL results. 
 
Fig. 5.23. Practical voltage tracking PHIL results for the new virtual side network. 
 
Example 5.8: Consider the complex circuit of Example 5.5 with its voltage 
type PHIL representation. For this type of interface, the results are given in Fig. 5.24. 
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The same LPF is utilized while, to have a better tracking, LC filter parameters and 
the gain matrix are altered to 
0.04 ,]2.15[ μF, 100 mH, 81  KCL ff  
Results of the voltage case also demonstrate an adequate performance of the 
controller. Regardless of some peaks, voltage error is kept smaller than 5% for most 
of the time. 
 
Fig. 5.24. Practical voltage type PHIL results for the complex system. 
According to the impedance value of the two sides in the complex circuit of 
Fig. 5.17, one of the interface types would inherently be unstable. However, results 
for the both interface types show a stable operation of the closed loop system. It 
implies on the vital impact of the LPF and the limited bandwidth of the VSC and its 
associated controller on improving the stability of the system irrespective of the 
interface type. 
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5.3. EFFECT OF LC FILTER ON PERFORMANCE OF STATE 
FEEDBACK CONTROLLER 
The control theory employed in this chapter is developed according to the 
basis of state feedback concept. The inductor currents and capacitor voltage of the 
LCL and LC filters are considered as the state variables. Changing the inductance of 
the filter inductor or the value of the capacitor has a direct effect on the states and 
thus on performance of the controller. 
 
To investigate the issue, consider the test system of Example 5.2 with the 
reference voltage defined as vRef. Tracking performance of the system for two 
different values of the filter capacitor is illustrated in Fig. 5.25. The reference voltage 
is represented by the solid line in Fig. 5.25 (a), while the measured hardware voltages 
are given by the dashed and dotted lines. Corresponding voltage tracking errors are 
plotted in Fig. 5.25 (b) and (c). For both cases a constant gain matrix of 
]5.212[K  and feed-forward gain of 0.01 is used. As can be seen from the figure, 
for the smaller Cf, tracking action of the controller is better. 
 
So it can be concluded that a smaller value of the filter capacitor (wider 
bandwidth) enables the controller to follow fast changes of the reference signal more 
quickly. However, it should be considered that such capacitance is only suitable 
when the reference has some harmonics or rapid changes. For slow changing 
references such as a 50 Hz sinusoidal signal, a small value for filter capacitor 
imposes some steady state errors. 
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Fig. 5.25. (a) Practical voltage tracking results, (b) Tracking error when filter 
capacitance is 650 F, (c) Tracking error when filter capacitance is 100 F. 
 
5.4. CONCLUSIONS 
PHIL simulation provides a powerful opportunity for testing of power 
components and networks. This chapter demonstrates how such an approach can be 
applied to general power networks through some practical studies. These studies 
demonstrated that in presence of the LPF and the VSC with its associated filter and 
controller, the numerical stability issues could be bypassed provided that the 
controller and LPF parameters are chosen properly. Performance and stability aspects 
of PHIL tests for both current control and voltage control modes of VSC operation 
have been analytically and experimentally probed. The studies have verified that in 
general, a PHIL can even be used with nonlinear circuit components so long as the 
highest order of the harmonic component is roughly less than 10% of the converter 
switching frequency. 
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CHAPTER 6 
PHIL TESTING WITH TRANSFORMER BASED 
INTERFACE 
 
To manage low power signals from the real-time simulator and medium or 
high power absorption or production from the HuT, employing an appropriate power 
interface is necessary. Sometimes a transformer may be necessary with the VSCs to 
match the voltage levels of the HuT and also to provide galvanic isolation. In this 
case, the power amplifier structure must consider the presence of the transformer. 
Usually the inclusion of the transformer will alter the VSC output filter 
characteristics. This chapter aims to study different aspects of PHIL implementation 
when a transformer employed at the output of the power amplifier. 
 
6.1. PHIL IMPLEMENTATION 
For the studies of this chapter, simple circuit of Fig. 6.1 is considered. The 
network tearing line is also indicated in the figure. The network at the right side of 
the line is supposed to be the HuT, while the left hand side network is the virtual side 
of the test and will be simulated in a real-time simulator. The voltage type ITM PHIL 
implementation of the circuit is given in Fig. 6.2, in which a controlled voltage 
source represents the virtual side voltage, vV, for the HuT and a controlled current 
source injects the same amount of current to the virtual side as the HuT draws, i.e. 
iHuT. A resistor Ri is added in parallel with the current source to avoid the current 
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mismatch condition. This type of interface has been extensively studied in the 
previous chapters. 
 
Fig. 6.1. System under study. 
 
Fig. 6.2. PHIL implementation of the system under study. 
The current source in Fig. 6.2 can be easily implemented in software as it is a 
part of the real-time simulation. Nonetheless, to realize the voltage source of the 
hardware side, an appropriate power amplifier should be employed. The amplifier 
can be either linear or switching. However, considering the power rating and 
efficiency limitations of linear amplifiers, switching amplifiers (usually VSCs) are 
more practical options for power system components studies, as has been illustrated 
in Chapter 5. If the DC bus voltage of the VSC is not at the desired level or if 
galvanic isolation between the VSC and HuT is required, a transformer should be 
employed at the output side of the VSC. Such power interface system together with 
the HuT is illustrated in schematic diagram of Fig. 6.3. The power amplifier stage 
includes a VSC, LC filter, and a transformer. The VSC consists of a single phase    
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H-bridge inverter and is connected to the LC filter which prevents the high frequency 
switching components from penetrating the transformer and HuT.  
 
Fig. 6.3. Schematic diagram of the hardware side. 
 
6.2. TRANSFORMER MODEL 
As mentioned before, the main reason for using a transformer can be 
changing voltage level or providing isolation. Transformer model parameters can be 
estimated from short circuit and open circuit tests. While transformer model and 
methods of calculating the relevant parameters for fundamental frequency is very 
well known, in presence of switching power electronics devices and different 
harmonic components, a more accurate model of transformer may be required. 
Transformer modeling in different frequency ranges has been the main theme of 
many research works [72-76]. However, since it is beyond the scope of this research, 
it will not be discussed here. 
 
For studies of this chapter a 250 VA, 1:1 isolating transformer has been 
utilized. The equivalent circuit of the transformer is given in Fig. 6.4, where all the 
components are referred to the primary side and the transformer shown in the figure 
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is an ideal transformer. In this figure, Re, Le, RC, and LM are equivalent winding 
resistance, equivalent winding leakage inductance, iron core resistance, and 
magnetizing inductance respectively. CT represents the combination of primary and 
secondary winding capacitances to ground. 
 
Fig. 6.4. Equivalent circuit of the transformer. 
As described in Section 6.1 and clear from Fig. 6.3 the practical 
implementation of PHIL simulation includes using a VSC and some passive low-pass 
filtering elements. Therefore, higher order harmonic components are effectively 
attenuated and can be neglected. In other words, there is no signal above a certain 
frequency that excites the circuit components. So, the simplified model of Fig. 6.4 is 
reliable enough for the frequency range of PHIL application in this chapter. 
 
Fig. 6.5 shows data collected from experimental short circuit and open circuit 
tests of the transformer, as well as an estimation of its parameters. For these tests, the 
frequency is swept up to 10 kHz. The estimated values are tabulated in Table 6.1. 
Note that, the short circuit test results contain information mainly about the 
equivalent series elements, i.e. Re and Le. Resistance Re can be easily derived by a 
DC short circuit test. Having this resistance and the magnitude of impedance, the 
inductance Le can be obtained. For the open circuit test, the peak of impedance 
magnitude represents the resonance between CT and LM. This point is also reflected 
Chapter 6 
97 
 
with 0˚ phase in Fig. 6.5 (b). Therefore, impedance magnitude at this point represents 
resistance of RC. CT and LM also can be calculated from open circuit test results. Fig. 
6.6 shows results of open circuit test in the higher frequency ranges recorded using a 
network analyzer. In very high frequencies, the transformer almost acts like a pure 
capacitor and therefore, these graphs can be used to estimate CT. More detailed 
discussions about calculating transformer parameters in different frequency ranges 
can be found in [73-75]. 
 
Fig. 6.5. Frequency sweep results of experimental and estimated model for open 
circuit and short circuit tests. 
 
Fig. 6.6. High frequency sweep results for open circuit test. 
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Table 6.1. Estimated parameters of the transformer. 
Parameter Values 
Re 10  
Le 60 mH 
RC 36.5 K 
LM 3.2 H 
CT 400 pF 
 
6.3. VSC CONTROLLER STRUCTURE 
Reliable PHIL implementation requires a successful controller for VSC that 
enables it to track the reference voltage accurately. The general structure of the 
controller employed for PHIL tests of this chapter is similar to the one discussed in 
Chapter 5. The reference signal is sampled by a sampler and then is compared with a 
triangular carrier wave form, vtri, of 10 kHz. The sampler frequency is twice the 
carrier frequency, i.e. 20 kHz. The feedback structure is shown in Fig. 6.7 in which 
vC is voltage of the filter capacitor and i1 is the current passing through the filter 
inductor. It is not hard to form a reference value for vC since its reference is available 
from the virtual side voltage. However, it is difficult to define a reference for i1 as 
this will require numerical integration and differentiation, which are prone to error 
and periodic integration is difficult to implement. As the main aim of the controller is 
to force vC as close as possible to its reference value, i1 must not distract this 
function, and additionally, force its high frequency components to zero. So, after 
passing i1 through an HPF, a reference of zero is chosen. The errors are multiplied by 
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the gains k1 and k2 and then added to a fraction  of the reference voltage to obtain 
uc, which is sampled by the sampler to produce uc

. This signal (uc

) and its negative 
are then compared with the triangular carrier waveform vtri to produce the switching 
signal. Referring to Fig. 6.3, the switches S1 to S4 are then turned on and off using the 
following logic 
ON  OFF,  then 0 elseif
OFF  ON,  then 0 If
ON  OFF,  then 0 elseif
OFF  ON,  then 0 If
23
23
41
41
SSu
SSu
SSu
SSu
b
b
a
a




              (6.1) 
Utilizing the regular sampled error sawtooth modulation technique explained 
above, a unipolar voltage waveform can be obtaind at the output of VSC. Different 
methods such as LQR can be utilized to define k1 and k2 values. More details about 
the controller operation and its parameters design can be found in Chapter 5 and also 
[69, 70]. 
 
Fig. 6.7. VSC controller scheme. 
 
6.4. PRACTICAL CONSIDERATIONS 
In this section, the issues related to inclusion of transformers in PHIL 
interface is analyzed and solutions are proposed. 
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6.4.1. TRANSFORMER CORE SATURATION 
An important issue when dealing with transformer based power electronics 
circuits is avoiding transformer saturation. This not only causes problems such as 
overheating for the transformer and other hardware components, but can also affect 
the VSC tracking performance. Reference [77] reports the input current total 
harmonic distortion for single-phase rectifier load may go up to 136%. This results in 
core saturation and power loss increase. This is better explained by considering the 
equation of the induced flux to the core of a winding, which is given by 
 dttvn
t
dt
td
ntv )(
1
)(
)(
)( 

              (6.2) 
where v(t) is the applied voltage, φ(t) is the core flux, and n is the number of turns in 
the winding. From the above equation it can be surmised that for low frequencies, 
even a very small magnitude of voltage may lead to a large flux production, which 
can potentially saturate the core. 
 
Fig. 6.8 shows core flux of a transformer connected to a single phase half 
wave diode rectifier load simulated in PSCAD. As can be seen from the figure, the 
DC component of the current imposes an offset on the transformer core flux. This 
can easily lead to saturation especially for low frequency voltage waveforms. 
 
Fig. 6.8. Transformer core flux with rectifier load. 
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Several DC offset cancelation methods have been reported to improve the 
performance of transformer-based inverters [78-81]. However, a reliable PHIL 
implementation must replicate the characteristics of the original circuit under study, 
as accurately as possible. In other words, referring to Fig. 6.1, the output voltage of 
an ideal interface vHuT, is exactly equal to vV. So it can be concluded that, in presence 
of DC components in the original network, even though blocking the DC component 
protects the transformer from saturation, the fidelity of the PHIL implementation will 
not be met. 
 
Nevertheless, some DC components may be presented in PHIL testing due to 
other reasons such as offset in measurements, error in ADC or DAC conversion, or 
asymmetric behaviour of VSC. Detection and elimination of these types of DC 
component is not only necessary for avoiding transformer saturation, but also is 
important for increasing accuracy of PHIL implementation. In the following 
paragraphs, some remedies to this problem are proposed. 
 
To block DC offset in capacitor voltage reference signal, vRef of Fig. 6.7, an 
HPF is utilized. Referring to equation (6.2), to limit flux magnitude and avoid 
approaching saturation condition, more attenuation is needed for lower frequencies. 
This can be achieved by employing a first order HPF with the following transfer 
function 
HT
T
s
s
sHPF

)(                 (6.3) 
In (6.3), αHT is the filter cut-off frequency and subscript T is considered to 
differentiate this HPF with HPFC. This filter will reject any DC error in the reference 
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signal and generate a pure AC reference. However, the asymmetric behavior of the 
VSC, for example in presence of uneven switches, can still impose some DC voltage 
to the transformer. In fact in practice, different elements such as switches or driver 
circuitry, which control the current conduction, cannot be expected to be perfectly 
symmetric in negative and positive half cycles. While this can affect the performance 
of the VSC in open loop control, through closed loop control, a VSC can overcome 
the problem to some extent. However, since it can be considered as a permanent 
disturbance to the system, some undesired DC component will still be presented at 
the output. It will be investigated more by some practical experiments in Section 7.4. 
To resolve this problem, we propose a DC cancellation strategy added to the 
controller of VSC. The best option to avoid saturation is to measure the transformer 
core flux and monitor its magnitude. However, in practice, it is not a trivial task. 
Measuring transformer primary voltage and removing its DC component is another 
option. Nonetheless, considering the voltage drop of the winding, the induced 
voltage will have DC component if the current is polluted with DC. Therefore, a 
more prudent practical option is calculating the magnetizing branch current, im, by 
subtracting the secondary current from the primary one, iT, and forcing its DC 
component to zero. The DC cancellation scheme which calculates DC cancellation 
term (DCT) is illustrated in Fig. 6.9. 
 
Fig. 6.9. DC component cancellation scheme. 
According to Fig. 6.9, the difference between the primary and secondary 
currents of the transformer should pass through a DC extracting filter. It can be an 
Chapter 6 
103 
 
LPF, a line frequency sampled integrator, or a line frequency moving average filter. 
The DC component is compared with zero and the error is used as the input to a PI 
controller. The output of PI controller is DCT which will be added to uc (Fig. 6.7) to 
change the VSC modulation. 
 
6.4.2. VOLTAGE TRACKING 
Controlling the output voltage of an inverter using the LC filter capacitor has 
been well discussed in literature [71, 77]. However, as can be seen from Fig. 6.3, the 
HuT voltage should be equal to secondary voltage of the transformer. This means 
that the inclusion of the transformer and the effect of its equivalent series 
components on the output voltage of the system should be taken into account in 
designing the controller. The proposed modification to the controller is explained 
below. It should be noted that for simplicity hereafter, the analysis will be given in 
per unit system. In other words, the transformer turns ratio will not appear in the 
equations. 
 
The proposed solution updates the reference signal of the capacitor voltage to 
compensate the transformer voltage drop, Δv. The voltage drop is added to the 
reference of the capacitor voltage to increase the primary voltage and obtain the 
exact voltage at the secondary side of the transformer. In other words, to generate vV 
at the output of power interface (secondary side of the transformer), vC must track vV 
plus the voltage drop of the transformer, Δv. 
 
One approach to calculate Δv is to approximate it by multiplying the RMS 
value of the HuT current to the fundamental frequency equivalent series impedance 
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of the transformer and use it as a constant value in the controller. However, this 
approach is not suitable for applications in which the HuT changes or there are a 
number of harmonics. To remedy this problem, an online measurement of Δv is 
proposed in this chapter. The voltage drop can be measured by subtracting the per 
unit values of the primary and secondary voltages. To remove the high frequency 
components and obtain mainly the fundamental and also some low frequency 
components an LPF is required. The LPF ensures smooth changes of Δv and 
maintains tracking stability. Further analysis about the effect of this reference signal 
modification on the overall system performance as well as its practical 
implementation results will be given in the following sections. The proposed solution 
is shown in Fig. 6.10. 
 
By including the DC component cancellation and transformer voltage drop 
compensation schemes, the VSC controller given in Fig. 6.7 is modified as shown in 
Fig. 6.11. 
 
Fig. 6.10. Transformer voltage drop compensation scheme. 
 
6.4.3. FREQUENCY RESPONSE 
In order to probe the effect of transformer on frequency response of the LC 
filter, let us consider the values given in Table 6.1 and Table 6.2 for the transformer 
and the filter respectively. The output voltage to input voltage frequency response of 
the filter with and without the transformer is depicted in Fig. 6.12. As can be seen 
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from the figure, the main effect of the transformer on frequency response is on very 
high frequencies which are beyond the bandwidth of VSC operation. So, it can be 
concluded that the frequency response is mainly dominated by the behavior of the 
LC filter and the transformer parameters have minor effect on the frequency range of 
PHIL implementation.  
 
Fig. 6.11. VSC modified controller scheme. 
 
Fig. 6.12. Frequency response of LC filter with and without transformer. 
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Table 6.2. LC filter parameters. 
Parameters Values 
Cf 100 µF 
Lf 110 µH 
 
6.4.4. TRANSFORMER ENERGIZATION 
Applying the converter voltage to a transformer which is already de-
energized may result in energization inrush current. To address this problem let us 
consider equation (6.2) again. Solving this equation by assuming v(t)=Vm sin(ωt+δ), 
gives the following expression of flux [82] 
        0coscos 

 

 t
n
V
t m              (6.4) 
It can be surmised from (6.4) that the flux has an initial value depending on φ(0), δ, 
and Vm. φ(0) is the remnant flux at t=0 and depends only on the transformer core 
characteristics. So, the initial value of the flux can be controlled by changing either 
angle or magnitude of the voltage. Given in (6.4), the voltage magnitude is 
multiplied to the both controllable terms. So, if Vm is gradually changed from zero to 
its final value for the test, the initial flux magnitude will remain limited. The applied 
voltage to the transformer is the output voltage of the VSC which can be altered by 
the VSC controller. Therefore, by limiting uc at the beginning of the tests, the initial 
flux of the transformer core can be confined. This can be achieved by multiplying 
control signal uc to a low-pass filtered step signal which changes gradually from 0 to 
1. This scheme has been illustrated in Fig. 6.13. The time constant of the LPF, Ti, can 
be chosen based on the requirement of the transformer. It should be noted that the 
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output of the LPF is always one, except a short period of time at the beginning of the 
tests. So, it only has an effect on the initial performance of the controller. 
 
Fig. 6.13. Inrush current mitigation scheme. 
 
6.5. STABILITY ANALYSIS  
The PHIL system of Fig. 6.2 can be represented by the block diagram shown 
in Fig. 6.14. The sections of the block diagram are denoted by the transfer functions 
of the virtual, interface and HuT. Note that the interface section has a transfer 
function Tinterface that is a combination of different components of the section. Similar 
to what discussed in the previous chapters, the open loop transfer function of the 
system can be stated as 
Interface
HuTHuT
VV
HuTInterfaceVirtualOL T
sLR
sLR
TTTT


              (6.5) 
As expected, (6.5) implies that the stability of the system depends on the original 
circuit parameters and also the interface characteristics. Inclusion of an LPF in the 
path of feedback signal iHuT, increases the stability margins and provides more 
freedom in tuning the VSC controller parameters. Stability improvement also can be 
achieved by changing the VSC and it controller parameters. 
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Fig. 6.14. Block diagram representation of the system. 
 
6.5.1. HARDWARE CIRCUIT 
To analyze the stability aspects of the PHIL representation consider the 
equivalent circuit of the transformer which connects HuT to the LC filter. The circuit 
is shown in Fig. 6.15. Since the transformer equivalent capacitance, CT, is much 
smaller than the LC filter capacitance, Cf, and the capacitors are connected in parallel 
in this circuit, the effect of CT is not significant and can be neglected. 
 
Fig. 6.15. Hardware circuit equivalent. 
From the hardware side circuit of Fig. 6.15, the following set of equations for 
i1, iLM, iHuT, and vC are obtained 
f
Cdcc
L
vvu
dt
di 

.1                 (6.6) 
M
CLM
L
v
dt
di
                  (6.7) 
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 
HuTe
HuTeHuTCHuT
LL
RRiv
dt
di


                (6.8) 
Cf
C
f
HuT
f
LM
f
C
RC
v
C
i
C
i
C
i
dt
dv
 1               (6.9) 
Also, by applying KVL for the HuT, its voltage vHuT can be given as 
dt
di
LiRv HuTHuTHuTHuTHuT               (6.10) 
 
6.5.2. VIRTUAL SIDE CIRCUIT 
From the virtual side circuit given in Fig. 6.2, the following equations are 
obtained 
 
fViV iiRv                (6.11) 
f
V
i
V
V
iV
s
V
V i
L
R
i
L
RR
v
Ldt
di



1
            (6.12) 
 
6.5.3. LPF FOR IMPROVING STABILITY 
HuT current is measured and fed to the virtual side circuit after passing 
through an LPF to increase the system stability margins. The output of the LPF 
controls the current source simulated in the real-time simulator and connected to the 
virtual side network. The filter is named LPFP and is given by 
 
  LP
LP
HuT
F
P
ssI
sI
sLPF



)(              (6.13) 
where αLP is the cutoff frequency of the filter. Therefore, the equation for if can be 
written as 
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HuTLPfLP
f
ii
dt
di
               (6.14) 
 
6.5.4. TRANSFORMER VOLTAGE DROP 
By including (6.8) in (6.10), the transformer voltage drop, Δv, can be given 
by 
HuT
HuTe
eHuTHuTe
C
HuTe
e
HuTC i
LL
LRLR
v
LL
L
vvv




          (6.15) 
Referring to Fig. 6.10, Δv is filtered by LPFT to remove high frequencies and obtain 
mainly the fundamental and low frequency components. By considering a cutoff 
frequency of αLT for LPFT we have  
 
 
  LT
LTf
T
ssV
sV
sLPF






              (6.16) 
Combining (6.15) and (6.16) we get the following equation for Δvf. 
 
HuT
HuTe
eHuTHuTeLT
C
HuTe
eLT
fLT
f
i
LL
LRLR
v
LL
L
v
dt
vd





 
         (6.17) 
 
6.5.5. REFERENCE SIGNAL 
As illustrated in Fig. 6.10, the signal vV + Δvf is passed through HPFT to 
remove the undesired very low components and then is given to the control system. 
The output of the HPF, vRef, is the reference for capacitor voltage. From (6.3), we 
have 
 
refHT
fVref
v
dt
vvd
dt
dv


             (6.18) 
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Combining the equations for vV, (6.11) and Δvf, (6.17) with the above equation, the 
following expression is obtained 
   
   
refHTC
HuTe
eLT
fLT
HuT
HuTe
HuTeiLPeHuTHuTeLT
f
V
VLPii
V
V
iVi
s
V
iref
vv
LL
L
v
i
LL
LLRLRLR
i
L
LRR
i
L
RRR
v
L
R
dt
dv















         (6.19) 
 
6.5.6. LC FILTER INDUCTOR CURRENT 
Referring to the controller block diagram, i1H is obtained by high-pass 
filtering of i1. It can be given by HPFC with cutoff frequency of αHC as following 
 
  HC
H
s
s
sI
sI


1
1               (6.20) 
Inserting (6.6) in (6.20), the following differential equation for i1H is obtained 
f
dcc
C
f
HHC
H
L
vu
v
L
i
dt
di .1
1
1               (6.21) 
 
6.5.7. SYSTEM MODEL 
From all the above-mentioned components, the following state vector of the 
total system is formed 
 THrefffVHuTLMC ivviiiivix 11   
The state space equation of the system then can be written from (6.6), (6.9), (6.7), 
(6.8), (6.12), (6.14), (6.17), (6.19), and (6.21) as 
21 BuBAxx c                (6.22) 
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where 

































29
21
2
19
11
1
9991
1911
,,
b
b
B
b
b
B
aa
aa
A 



 
and all the elements of the matrices and vectors A, B1, and B2 are zero except the 
following 
fL
a
1
12  , 
fC
a
1
21  , 
Cf RC
a
1
22  , 
fC
a
1
23  , 
fC
a
1
24  , 
ML
a
1
32  , 
HuTe LL
a


1
42
, 
HuTe
HuTe
LL
RR
a


44 , 
V
iV
L
RR
a

55 , 
V
i
L
R
a 56 , LPa 64 , LPa 66 , 
HuTe
eLT
LL
L
a



72 , 
 
HuTe
eHuTHuTeLT
LL
LRLR
a




74 , LTa 77 , 
HuTe
eLT
LL
L
a



82
, 
   
HuTe
HuTeiLPeHuTHuTeLT
LL
LLRLRLR
a




84
, 
 
V
iVi
L
RRR
a

85 , 
 
V
VLPii
L
LRR
a

86 , LTa 87 , HTa 88 , 
fL
a
1
92  , HCa 99 , 
f
dc
L
v
b 11 , 
f
dc
L
v
b 19 , s
V
v
L
b
1
25  , and s
V
i v
L
R
b 28  
The continuous-time description of the system given in (6.22) is now 
converted into its discrete-time equivalent with a sampling time of T s. This gives 
       kGkuGkFxkx c 211              (6.23) 
where 
       



 
T
TA
T
TATA dBekGdBeGeF
0
22
0
11 ,, 
  
Based on the controller block diagram of Fig. 6.11, the discrete control signal 
can be expressed as (6.24). Note that the purpose of including DCT in control signal 
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is to protect the transformer from saturation by the DC component. Since the DC 
component is very small, DCT is negligible in comparison with other terms that form 
the control signal, uc.  
          
       kvkkikkvk
kikkvkvkvkku
CHref
HrefCrefc
1121
121
         



          (6.24) 
A combination of (6.23) and (6.24) results in the following expression 
     kGkxFkx e 21               (6.25) 
where 
 2111 000000 kkkGFFe    
The system stability can be examined by considering eigenvalues of Fe. 
 
6.6. EXPERIMENTAL PHIL TEST RESULTS   
The proposals given in the previous sections are tested through several 
experimental tests using an RTDS for simulating the virtual network and a 
SEMIKRON IGBT stack as VSC. Fig. 6.16 shows a photograph of the hardware 
setup. The isolating transformer used in Section 7.2 is employed to connect the HuT 
and the VSC. The required measured signals are transferred to GTAI card of the 
RTDS and then given to the relevant simulation blocks. The virtual network is 
simulated in the large time-step section of RSCAD with a solution time step of 50 µs. 
 
The VSC controller is implemented in the small time-step section of RSCAD 
with a solution time step of 2~3 µs and its outputs, which are the digital signals for 
IGBT switches, are given to the driver board using the GTDO card of the RTDS. 
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Carrier frequency for generating the switching signals is 10 kHz and the sampler 
operates at twice of this frequency, i.e. 20 kHz. Gains of the controller are tuned in 
real-time thorough Runtime section of RSCAD to achieve better tracking. 
 
Fig. 6.16. Hardware setup for the experimental tests. 
 
In each case, the original circuit is also simulated in RTDS to evaluate the 
accuracy of the results. Results are monitored and recorded in Runtime. However, for 
better clarity, all the recorded data is plotted again in MATLAB. Tests of this section 
are categorized based on their main focus. 
 
6.6.1. STABILITY OF PHIL 
Tests of this section are designed to explore the stability aspects of the PHIL 
implementation with transformer interface. 
 
Example 6.1: Consider the circuit of Fig. 6.1 with the parameters tabulated in 
Table 6.3. The converter LC filter parameters are as the one given in Table 6.2.  The 
parameters of the controller are tabulated in Table 6.4 in which ki and kp are the 
proportional and integral gains of the PI controller respectively. Depending on the 
impedance ratio of both the sides of the PHIL implementation given in Fig. 6.2 is 
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stable. So, LPFP is not required in this case and iHuT is fed back to the virtual circuit 
without any filtering. Results of this PHIL test are given in Fig. 6.17. In this figure, 
subplot (b) indicates a voltage error with a peak value of 1.5%, and subplot (d) shows 
a peak current error of 2.5%. 
Table 6.3. Test circuit parameters. 
Parameters Values 
vs 50 sin(ωt) v 
ω 100π rad/s 
RV 25 Ω 
LV 7 mH 
RHuT 55 Ω 
LHuT 10 mH 
 
 
Fig. 6.17. Experimental PHIL test results of Example 6.1. 
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Table 6.4. Controller parameters. 
Parameters Values 
αHT 2 
αHC 5000 
αLT 100000 
k1 0.35 
k2 0.045 
η 0.014 
kp 0.00005 
ki 5 
 
Example 6.2: To explore the stability aspects, the circuit of Example 6.1 is 
considered again except that the virtual side parameters are changed to RV = 65 Ω 
and LV = 20 mH. As explained in the previous chapters, based on the impedance ratio 
without considering the effect of interface such implementation should be unstable. 
However, low-pass filtering effect of the VSC and its controller limits the bandwidth 
of the converter operation and suppress the numerical instability high frequency 
components. This will increase the stability margins and hence improves stability. 
Results of the PHIL implementation are shown in Fig. 6.18. As can be perceived 
from the figure, even though the voltage error is increased due to presence of some 
high frequency components, the system is very well stabilized. Note that the 
controller parameters are same as those given in Table 6.4. 
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Fig. 6.18. Experimental PHIL test results of Example 6.2. 
 
Example 6.3: In order to study the effect of impedance ratio on deteriorating 
the system stability, let us consider a large difference between the parameters of the 
two sides by selecting RV = 75 Ω and LV = 40 mH. As shown in Fig. 6.19, this change 
decreases the system stability margin, thus results in a lot more high frequency 
components that arose from the numerical instability. For this test also values given 
in Table 6.4 are used for the controller. 
 
Fig. 6.19. Experimental PHIL test results of Example 6.3. 
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Example 6.4: Consider the same system given in Example 6.3. For this test, 
LPFP with αLP = 10000 is included to filter HuT current. Results given in Fig. 6.20 
show an improvement in high frequency attenuation. However, due to the imposed 
phase shift to the signal, magnitude of the low frequency error is slightly increased. 
To focus on the effect of the LPF cutoff frequency on the performance of PHIL test, 
αLP is now changed to 2000. Results of this test are depicted in Fig. 6.21. As it is 
clear from this figure the high frequency components are suppressed more. 
Nonetheless, the error magnitude is increased as a result of increasing the time shift 
imposed by the LPF. It can be concluded that by using feedback signal filtering an 
improvement in stability is achieved, albeit at the cost of decreasing accuracy. 
 
Fig. 6.20. Experimental PHIL test results of Example 6.4 with αLP = 10000. 
 
6.6.2. EFFECT OF THE TRANSFORMER VOLTAGE DROP 
Effect of the transformer voltage drop caused by its equivalent series 
components has been discussed in Section 7.4.2. Example 6.5 is a PHIL test focusing 
on the effect of this component. 
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Fig. 6.21. Experimental PHIL test results of Example 6.4 with αLP = 2000. 
 
Example 6.5: To clarify the significance of compensating this voltage drop 
on accuracy of the interface performance, consider the PHIL case of Example 6.1 
without taking the effect of Δv into account, i.e. Δv = 0 fed into the controller. 
Results are plotted in Fig. 6.22. Subplots (a) and (b) show the HuT voltage in 
original circuit and hardware set-up, and the corresponding error. Subplot (c) depicts 
the LC filter capacitor voltage and its reference. As it is clear in this figure, capacitor 
voltage tracks its reference value satisfactorily. So, there is no problem in tracking 
performance of the converter. The transformer actual measured and filtered voltage 
drop, Δvf, is given in subplot (d). A comparison between results of this example with 
those of Example 6.1 (subplots (a) and (b) in Fig. 6.17 and Fig. 6.22) highlights the 
significance of compensating the voltage drop. 
 
6.6.3. INVESTIGATION ON DC COMPONENT AND DCT 
In order to cancel out effect of any asymmetric performance of VSC and its 
associated driver circuitry, a DC cancellation scheme is proposed in Section 6.4.1. 
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To investigate the effectiveness of the scheme, some examples are presented here 
focusing on this issue. The DC-pass filter indicated in Fig. 6.9 is implemented by 
using a moving average block in RSCAD. Fig. 6.23 illustrates the average value 
calculation using the moving average method. To calculate the number of points, N, 
required by this filter to compute the average value, remember the line frequency is 
50 Hz and the simulation time step, ΔT, is 50 µs. So, the number of samples in each 
50 Hz window is defined as following. 
N = 20103/50106 = 400 
Therefore, every 400 samples of im represent a time interval of 20 ms. 
 
Fig. 6.22. Experimental PHIL test results of Example 6.5. 
 
 
Fig. 6.23. DC-pass filter implementation using moving average method  
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Example 6.6: To test the controller operation under asymmetric performance 
of the converter, a hypothetical case is considered in which the half cycles are made 
asymmetric deliberately. For this, a back-to-back connection of two different types of 
diodes are considered as shown in Fig. 6.24. In this configuration, a resistor is also 
connected in series with one of the diodes to impose unequal voltage drops in the two 
half cycles. 
 
Fig. 6.24. Back-to-Back connection of diodes and resistor to make asymmetric 
conditions   
In order to visualize the effect of the uneven components on the converter 
operation in the two half cycles, the PHIL system given in Example 6.1 is considered 
again with the DC cancellation scheme disabled, i.e. DCT = 0. The average value of 
im in this case is shown in the top subplot of Fig. 6.25. This plot shows a non-zero 
DC component indicating im contains some DC components. The experiment is 
repeated for the same system with DCT enabled. The average value of im is depicted 
in the bottom subplot of Fig. 6.25 and showing the DC component is suppressed to 
zero. 
 
Example 6.7: In this example, a relatively more complicated original circuit 
is considered which contains some DC components. The circuit and the tearing line 
indicating the virtual and HuT sides of the test are shown in Fig. 6.26. Circuit 
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parameters are tabulated in Table 6.5. The virtual side of the circuit includes a branch 
with a diode which introduces some DC currents to the circuit. Therefore, it is clear 
that in presence of HPFT and the DC cancellation scheme the PHIL implementation 
will not replicate the original circuit behavior. Results of the test shown in Fig. 6.27 
also confirm this point. It should be noted that, as subplot (c) implies there is still no 
problem in the tracking performance of the converter. For this test, all the controller 
parameters are same as those given in Table 6.4, except k1 which is changed to 0.27 
to achieve better tracking. 
 
Fig. 6.25. Effect of DC cancellation scheme. 
 
Fig. 6.26. Circuit under test for Example 6.7 with diode at the Virtual side. 
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Table 6.5. Circuit parameters for Example 6.7. 
Parameters Values 
vs 50 sin(ωt) v 
ω 100π rad/s 
RV1 20 Ω 
LV1 1 mH 
RV2 25 Ω 
RL1 55 Ω 
LL1 10 mH 
RL2 75 Ω 
LL2 8 mH 
RL3 28 Ω 
 
Fig. 6.27. Experimental PHIL results of Example 6.7 with diode at the Virtual side. 
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The results will also be erroneous when the diode branch is placed at the HuT 
side as shown in the circuit of Fig. 6.28. The same circuit and controller parameters 
as the previous case are used to get the results shown in Fig. 6.29. Note that, the 
reduced error magnitude is due to the higher impedance in the branch that includes 
the diode, which results in less DC current. 
 
Fig. 6.28. Circuit under test for Example 6.7 with diode at the HuT side. 
 
Fig. 6.29. Experimental PHIL test results of Example 6.7 with diode at the HuT side. 
 
Example 6.8: From the discussed analysis and also the results of Example 
6.7, it can be concluded that for PHIL tests with some inherent DC components it is 
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not practical to include a transformer in the interface. For such circuits, either 
erroneous results should be accepted or the interface configuration must be changed. 
If we assume that no change in output voltage level of the converter is required one 
possible interface can be the one depicted in Fig. 6.30. In this configuration, the 
transformer is replaced with an inductor, forming an LCL filter. The voltage drop 
over the low frequency side inductor, Lf 2, is compensated in the same fashion as 
explained in the Section 6.4.2. Considering the same test circuits as Example 6.7, 
results for the PHIL implementation of the systems with diode in Virtual side and 
HuT side are given in Fig. 6.31 and Fig. 6.32 respectively. Note that, as the interface 
is transformerless, there is no need to utilize DC cancellation scheme. Therefore, 
HPFT is removed and DCT is set to zero. Other controller parameters are same as 
those given in Table 6.4. 
 
Fig. 6.30. Proposed interface configuration for Example 6.8. 
 
6.6.4. OPERATION BANDWIDTH 
Many factors such as VSC switching frequency, LC filter, and VSC 
controller can limit the bandwidth of PHIL test operation. Since a reliable PHIL 
implementation of a system should replicate the system behavior under different test 
conditions, limited bandwidth can cause problem for higher ranges of frequency or 
power system transient response studies. 
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Fig. 6.31. Experimental PHIL test results of Example 6.8 with diode at the Virtual 
side. 
 
Fig. 6.32. Experimental PHIL test results of Example 6.8 with diode at the HuT side. 
 
Example 6.9: To investigate on the bandwidth of the converter operation, 
consider the same PHIL test system and interface configuration given in Example 6.1 
with a voltage waveform of the following format for vs. 
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In other words, vs contains harmonics up to 19
th
 order. To obtain a better tracking 
controller gains are changed to k1 = 0.16, k2 = 0.06, and η = 0.016. These changes 
make the controller more agile to follow fast changes of the reference signal. Results 
of the PHIL test with such source voltage are shown in Fig. 6.33. As can be inferred 
from the figure, the converter is unable to follow sharp changes of its reference due 
to its limited operation bandwidth. 
 
Fig. 6.33. Experimental PHIL test results with harmonized source. 
 
6.6.5. MORE COMPLEX POWER NETWORKS 
The given analysis in this chapter about the controller operation and stability 
aspects of the PHIL implementation of the simple network given in Fig. 6.1 can be 
extended for more complex power networks with several harmonic components and 
nonlinear elements. Some more complex networks are considered for PHIL 
implementation in the following examples. 
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Example 6.10: Consider the circuit presented in Fig. 6.34 with the tearing 
line placed at the PCC. The network at the right side of this line is HuT, while the 
left hand side network is simulated in RTDS as the Virtual side. The Virtual circuit 
parameters are given in Table 6.6 and the HuT network parameters are same as those 
tabulated in Table 6.5. 
 
Fig. 6.34. Complex circuit of Example 6.10. 
The two current sources inject some fundamental, third, and fifth harmonic 
components as follows. 
is1 = 1 sin (ɷt) + 0.1 sin (3ɷt – 0.1) + 0.2 sin (5ɷt + 0.5), A 
is2 = 1 sin (ɷt) + 0.2 sin (3ɷt + 0.05) + 0.5 sin (5ɷt – 0.2), A 
The voltage of the PCC in virtual network is considered as vV while at the HuT side it 
represents vHuT. The interface configuration and controller parameters are same as 
Example 6.1 except controller gains k1, k2, and η, which are altered to 0.21, 0.045, 
0.01 respectively to achieve better tracking performance. For the first part of the 
PHIL test, it is assumed that both breakers are open at the beginning. Then, breaker 
BR1 is closed after a while and brings RV3 and LV3 into the main circuit. Test results 
in this case are shown in Fig. 6.35. 
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Table 6.6. Circuit parameters for Example 6.10. 
Parameters Values 
vs 50 sin(ωt) v 
ω 100π rad/s 
RV1 25 Ω 
LV1 7 mH 
RV2, RV3 50 Ω 
LV2, LV3 30 mH 
RV4 100 Ω 
LV4 20 mH 
CV 50 µF 
RV5 20 Ω 
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Fig. 6.35. PHIL test results of Example 6.10 when BR1 is being closed. 
 
For the next part of the test, breaker BR2 is also closed after some time and 
connects the corresponding branches to the main system. Considering the injected 
current harmonics by the current source is2, the system is polluted with more 
harmonic components than its previous state. Results of the PHIL test in this case are 
presented in Fig. 6.36. 
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Fig. 6.36. PHIL test results of Example 6.10 when BR2 is also being closed. 
 
Example 6.11: For this example, let us consider the circuit of Fig. 6.34 with a 
different branch connected to the breaker BR2. The new branch includes a series 
combination of a resistor, an inductor, and a diode as shown in Fig. 6.37. RV4 and LV4 
are chosen to be 15 Ω and 10 mH, while all the other circuit parameters are kept 
same as those used for Example 6.10. Also, the only change to the controller is value 
of the gains k1, k2, and η which are 0.13, 0.045, 0.014 respectively in this case. 
 
Fig. 6.37. Complex circuit of Example 6.11. 
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At the beginning of this test, it is assumed that BR1 is closed and BR2 is open. 
Then, BR2 is also closed and connects the new branch to the rest of the circuit. Due 
to presence of the diode some DC currents will flow in this circuit. In the PHIL 
representation of the system, the DC cancellation part of the controller will cancel 
effect of the DC component. Therefore, as discussed in Example 6.7, the PHIL 
results will not represent the behavior of the original system. Results of this test are 
shown in Fig. 6.38. Note that, as subplot (c) demonstrates the converter tracks the 
reference signal accurately. So, the inaccuracy of the results comes mainly from 
action of the DC cancelation part. The average value of im is plotted in Fig. 6.38 (d). 
As it is clear from the figure, aside from some transients the average value of im is 
always forced to zero.  
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Fig. 6.38. PHIL test results of Example 6.11. 
 
Now, let us repeat the experiment with the DC cancellation scheme 
deactivated and the transformerless interface of Fig. 6.30 utilized in the same fashion 
of Example 6.8. The only change to the controller is its gains as k1 = 0.17, k2 = 0.07, 
and η = 0.02. It is clear from the results of the test given in Fig. 6.39 that this 
interface configuration can solve the problem of PHIL implementation of circuits 
with DC current and voltages. However, this interface can only be used in cases that 
there is no need to use a transformer in interface.  
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Fig. 6.39. PHIL test results of Example 6.11 with transformerless interface. 
 
6.7. CONCLUSIONS 
In this chapter, the PHIL implementation of systems with transformer in the 
interface section is analyzed. Different problems due to inclusion of the transformer 
are addressed and the corresponding solutions are proposed. To compensate the 
voltage drop of the transformer equivalent series component, a modifying term is 
added to the controller. To avoid transformer flux offset, a DC cancellation scheme is 
employed which includes an HPF which filters the converter reference signal and a 
PI controller that forces average value of the transformer magnetizing current to zero. 
The problem of magnetizing inrush current is also solved by gradually increasing the 
magnitude of the applied voltage to the transformer. The performance of the 
controller and also PHIL system stability are studied through state space analysis and 
several experimental PHIL tests. Test results demonstrate the satisfactory operation 
of the PHIL systems and the proposed controller. 
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CHAPTER 7 
EFFECT OF INTERFACE ALGORITHM ON 
PERFORMANCE OF PHIL SIMULATIONS 
 
In the previous chapters, effects of different parameters such as time delay, 
LPF, and VSC and its controller on performance of PHIL implementation of power 
systems with current and voltage type ITM interfaces are studied. In addition to the 
aforementioned parameters, IA also has a direct influence on stability and accuracy 
of PHIL test. A number of IAs with different characteristics are introduced and 
employed by researchers. In this chapter, some of the main IAs are briefly introduced 
and their basic design principles are explained. It has been demonstrated in literature 
that except ITM and DIM, other IAs have poor performance in providing stable and 
accurate results in many cases, especially in presence of nonlinear circuit 
components [41, 83, 84]. Therefore, main focus of this chapter remains on ITM and 
DIM interfaces. 
 
7.1. INTERFACING ALGORITHMS 
A brief summary of different interfacing schemes is given in this section. 
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7.1.1. ITM 
This type of interface is introduced and studied in detail in the previous 
chapters. So, to avoid redundancy, it will not be repeated here. 
 
7.1.2. TLM 
In TLM, as shown in Fig. 7.1, reactive components are considered as 
transmission line sections. In each simulation time-step, if voltage of the capacitor or 
current through the inductor changes slowly, it can be assumed that the Virtual and 
HuT circuits are connected to a constant voltage or current source. So, the two 
circuits can be decoupled as shown in Fig. 7.2, in which the linking impedance, RVH, 
is dependent to the simulation time step and the reactive component capacitance or 
inductance. Even though the stability margins of this method are relatively high, the 
accuracy of the implementation is highly dependent on impedance of the linking 
component. More details on this method can be found in [39, 41, 85]. 
 
Fig. 7.1. Two circuits linked through a reactive component. 
 
Fig. 7.2. Decoupled circuits using TLM. 
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7.1.3. TAGANROG INTERFACE 
The idea of Taganrog Interface is presented in Fig. 7.3. At each simulation 
step, current and voltage information of both sides should be exchanged. Resistors R1 
and R2 are included to ensure the stability of the simulation [86, 87]. However, as 
reported in [39, 87], increasing the stabilizing factors R1 and R2 will result in more 
steady state error. 
 
Fig 7.3. Taganrog Interface. 
 
7.1.4. TFA 
The interface based on TFA, compensates the delay caused by the DAC and 
ADC through approximating the dynamics of the HuT with a time-variant first-order 
system [37, 40]. For an inductive or resistive HuT, the schematic of TFA interface is 
represented in Fig. 7.4, while Fig. 7.5 illustrates the interface for a capacitive HuT. 
Req, ieq, and veq are defined based on the first-order approximation of HuT. However, 
calculating the required parameters may lead to numerical problems, especially at 
steady state. This problem can be alleviated by adding some more components to the 
virtual side of the interface [39]. Moreover, sensitivity to noise and complex 
implementation are also among the limitations of this interface [41]. 
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Fig. 7.4. TFA for inductive or resistive HuT. 
 
Fig. 7.5. TFA for capacitive HuT. 
 
7.1.5. PCD 
PCD is based on relaxation technique, which is used in some simulation 
software such as SPICE. The circuit should be divided into some sub-circuits and 
PCD solves the circuits using iteration methods. As can be seen in Fig. 7.6, there is a 
repeated link component, ZVH, in both simulated circuit and HuT [38, 88]. 
 
Fig. 7.6. PCD Interface. 
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7.1.6. DIM 
DIM can be achieved by combining ITM and PCD methods and adding a 
damping impedance Z
*
. Fig. 7.7 shows the PHIL implementation of this method. If 
there is no damping impedance (i.e. Z
*
=0), there is no difference between DIM and 
PCD. But if the damping impedance is infinite (i.e. Z
*=∞), DIM becomes equal to 
ITM. So, depending on the value of Z
*
, the stability of DIM changes between the 
stability of PCD and ITM [41]. Since the stability is highly dependent to Z
*
, an 
optimal value of this parameter has to be chosen. 
 
Fig.7.7. DIM schematic. 
 
Considering the schematic given in Fig. 7.7, the open loop transfer function 
of the DIM PHIL can be expressed as 
 
  
dst
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             (7.1) 
Note that in (7.1), again it has been assumed that all the measurement devices and 
interface part are ideal and their effect can be reflected by only a time delay of td. 
The most important observation in (7.1) is that if Z
*
 is equal to ZH, the gain of the 
open loop transfer function will be zero and the system will be asymptotically stable. 
However, the main challenge remains on how to estimate ZH and tune Z
*
 properly 
[41, 45, 83]. 
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The following section presents a comparative study between ITM and DIM, 
and explores each interface advantages and deficiencies through some PSCAD 
simulation case studies. 
 
7.2. PERFORMANCE OF DIM AND ITM 
In this section, the performance of DIM and ITM in different power system 
conditions are presented. All the components of each case, including the HuT model, 
are simulated in PSCAD. Interfaces are implemented with ideal voltage or current 
sources and no VSC has been utilized. Simulation results are plotted in MATLAB 
for better clarity. 
 
7.2.1. PASSIVE HUT 
As mentioned before, the main challenge for implementing DIM is to 
determine Z
*
. As long as this element is calculated precisely, DIM interface operates 
perfectly. 
 
Example 7.1: Consider the simple circuit given in Fig. 7.8 with the indicated 
tearing line. For the DIM implementation, Z
*
 is assumed to be exactly the same as 
ZH. Values of the network and DIM parameters are given in Table 7.1. 
 
Fig.7.8. System under study. 
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Table 7.1. Parameters of the system. 
System quantities Values 
vS 10 sin (t) kV 
System frequency 50 Hz 
ZV = RV + sLV RV =10 Ω, LV=12 mH 
ZH = RH + sLH RH =5 Ω, LH=10 mH 
ZVH = RVH + sLVH RVH =0.001 Ω, LVH=0 mH 
 
Note that, the voltage type ITM PHIL implementation of such system is 
unstable based on the impedance ratio of the both sides. An LPF with a cutoff 
frequency of 15000 rad/s is considered to stabilize ITM. PSCAD solution time step is 
chosen to be 50 µs. Voltage of the HuT in original system as well as ITM and DIM 
implementations is given in Fig. 7.9. 
 
Fig.7.9. PHIL implementation of the system under study with ITM and DIM 
interfaces. 
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DIM error can be reduced by changing PSCAD solution time-step because it 
will increase the update rate of modifying error compensation term, which is realized 
by the dependant voltage source of the virtual side. However, as discussed in Chapter 
4, ITM error depends on the cutoff frequency of LPF. Fig. 7.10 shows the interface 
errors when a time-step of 20 µs is chosen for PSCAD and the LPF cutoff frequency 
is increased to 20000 rad/s. 
 
Fig.7.10. Voltage errors of ITM and DIM interfaces. 
 
These results show a stabilized system with a slightly better performance of 
DIM in comparison with ITM. However, in Example 7.1, for determining Z
*
, it is 
assumed that the HuT impedance is precisely known. However since the PHIL 
systems are developed to test hardware with unknown models, this assumption is too 
restrictive. As a solution, some researchers have proposed online updating of Z
*
 
based on RMS values of HuT voltage and current [41]. Following example explores 
this approach. 
 
Example 7.2: Consider the same circuit of Fig. 7.8, where at t = 0.16s, RH 
and LH are changed from 2.5 Ω and 5 mH to 5 Ω and 10 mH respectively. The 
absolute value of Z
*
 is now updated by dividing 50 Hz RMS values of HuT voltage 
by its current. PSCAD solution time-step is 20 µs and a cutoff frequency of 20000 
Chapter 7 
143 
 
rad/s is chosen for LPF of ITM. Fig. 7.11 shows the voltage error of ITM, DIM with 
fixed R
*
 = 2.5 Ω and L* = 5 mH, and DIM with updating absolute value of Z*. It is 
obvious in this figure that keeping Z
*
 fixed results in large errors. For ITM and 
updating DIM, the increased error is mainly due to increased voltage magnitudes. In 
other words, the per unit value of the error remains almost unchanged before and 
after HuT change. 
 
Fig.7.11. Voltage errors for PHIL test of Example 7.2. 
Nonetheless, confining Z
*
 to an ohmic value is not a realistic estimation of 
ZH. Therefore, some researchers have proposed a modified approach which relies on 
calculating R
*
 and L
*
 separately [83, 89]. In this approach, the fundamental 
frequency magnitudes and angles of HuT voltage and current are extracted and used 
to compute R
*
 and L
*
 as following. 
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
              (7.2) 
where VH1 and IH1 are the fundamental frequency components of HuT voltage and 
current respectively, and δ is the difference between VH1 and IH1 angles. 
 
Example 7.3: The system given in Example 7.2 is simulated with the 
modified interface described above. Voltage errors for the two above-mentioned 
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proposals are presented in Fig. 7.12. It is clear that separate calculation of R
*
 and L
*
 
leads to more accurate results. 
 
Fig.7.12. Voltage error for PHIL test of Example 7.3. 
 
Note that, in (7.2), for calculating R
*
 and L
*
, the fundamental frequency 
components are required. It means it is assumed that the system frequency is known. 
Therefore, for systems with variable frequency, e.g. when the system frequency is 
controlled through droop method, the aforementioned approach fails to estimate ZH 
accurately. 
 
Example 7.4: The PHIL system given in Example 7.1 is implemented twice 
with DIM interface – once with a voltage source frequency of 50 Hz and the other 
with a frequency of 49.5 Hz. However, it has been assumed that no proper 
knowledge of frequency variation is available and hence the frequency for 
calculating Z
*
 based on (7.2) assumed to be 50 Hz for both the cases. Fig. 7.13 shows 
the voltage error of the PHIL tests. Obviously, with a mismatch in frequency, results 
of the PHIL test will be highly erroneous. 
 
Note that, the above discussed approach assumes that the HuT is a passive 
load with a resistive-inductive characteristic. However, if the HuT includes some 
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capacitive behavior, even the last discussed solution, described by (7.2), will fail to 
provide reliable PHIL results. Some researchers propose the use of wide band system 
identification method [45]. However, this method is not easy to implement and its 
practical feasibility needs to be examined. Nevertheless, as will be discussed in the 
following subsection, the main drawback of DIM relates to presence of sources at 
HuT side. 
 
Fig.7.13. Voltage error of DIM interface for two different system frequencies. 
 
7.2.2. ACTIVE HUT 
To analyze the effect of HuT side sources, consider the HuT side of the test to 
be as shown in Fig. 7.14. 
 
Fig.7.14. System under study with active HuT. 
Based on (6.2), for calculating R
*
 and L
*
, voltage and current of HuT, i.e. vH 
and iH are required. However, the voltage across the combination of RH and LH is    
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vH – vHs. This difference will result in a totally wrong calculation of Z
*
. Note that, the 
HuT network in Fig. 7.14 is simplified to some equivalent elements to ease the study. 
Therefore, from a practical point of view, vHs may not be accessible. Moreover, for 
more complex HuT networks with several branches and sources, such separation of 
elements may be totally impossible. Furthermore, as mentioned before, in real PHIL 
tests it is assumed that there is not much information about the HuT. 
 
Example 7.5: Consider DIM and ITM PHIL implementation of a system with 
HuT side circuit as given in Fig. 7.14 and the virtual side network as Example 7.2. 
The HuT side resistance and inductance are chosen as RH = 15 Ω and LH = 20 mH 
respectively, indicating a stable ITM PHIL implementation. Therefore, no LPF is 
used for ITM interface. The voltage errors of the PHIL implementations with vHs = 
10 sin (t + 15˚) kV is shown in Fig. 7.15. As can be inferred from this plot, even 
though the ideal split of the system i.e. ITM is stable, miscalculation of Z
*
 leads to 
unstable PHIL implementation. 
 
Fig.7.15. Voltage error of PHIL tests with active HuT. 
Discussion of 7.2.2 and Example 7.5, demonstrate the poor performance of 
DIM interface in presence of sources at the HuT side. 
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Abovementioned discussions and examples emphasize the importance of 
accurate estimation of HuT impedance on the accuracy of PHIL implementation with 
DIM interface. In addition to Z
*
, the impedance ZVH can also influence the 
performance of DIM interface. Referring to Fig. 7.7, it is clear that ZVH must be 
exactly the same at both the sides of the test. Practically, it is not easy to comply with 
this condition considering the fact that the real world resistors and inductors 
characteristics may vary with factors like temperature. It should also be noted that, 
when ZVH is a pure resistance, it will cause power loss at the HuT side especially in 
presence of high currents. 
 
Considering the discussions of this and previous chapters, advantages and 
drawbacks of ITM and DIM can be summarized as Table 7.2. 
 
7.3. CONCLUSIONS 
In this chapter, effects of IA on performance of PHIL tests have been studied. 
The main two interface algorithms, ITM and DIM, have been discussed and tested 
under different conditions. It has been demonstrated that, while the simple 
implementation of ITM is an advantage, DIM is able to provide stable PHIL system 
under certain conditions. However, DIM performance is adversely influenced by 
accuracy of Z
*
 computation. Miscalculation of Z
*
 not only leads to inaccurate results, 
but also may cause instability in some potentially stable PHIL implementations. 
 
Moreover, discussions of this chapter highlight the importance of performing 
some pretest studies on HuT. By having some basic knowledge about HuT 
characteristics, the most appropriate interface can be selected. 
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Table 7.2. Summary of comparison between ITM and DIM. 
 
ITM DIM 
Advantages - Implementation is 
simple. 
- It can be stabilized using 
an LPF. 
- PHIL system is stable as 
long as Z
*
 is calculated 
correctly. 
Disadvantages - Stabilizing with LPF will 
impose some inaccuracy. 
- ZVH must be precisely 
replicated in both HuT 
and virtual side. 
- The HuT side ZVH can 
cause power loss. 
- Calculating Z* is not 
easy and needs 
information of HuT. 
- Stability and accuracy 
are highly dependent on 
the accuracy of Z
*
 
estimation. 
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CHAPTER 8 
CONCLUSIONS AND RECOMMENDATIONS 
 
General conclusions of this thesis and recommendations for future work are 
presented in this chapter.  
 
8.1. GENERAL CONCLUSIONS 
The conclusions based on the discussions of the previous chapters are 
expressed as following. 
1. Stability of PHIL implementation is highly dependent on the 
impedance value of the both sides of the test. Instability can be 
bypassed by limiting the PHIL operation merely on fundamental or 
some limited number of low frequency harmonics. However, this 
limitation will reduce the accuracy of PHIL implementation when 
replicating the high frequency or transient behavior of the system 
under study. 
2. The interface between the virtual and the HuT sides also has a 
determining effect on stable operation of PHIL tests. Adding an LPF 
to interface increases the stability margins and improves PHIL 
stability. However, stability improvement through inclusion of an LPF 
sacrifices a portion of accuracy due to unavoidable phase shift 
imposed by the filter. 
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3. Another factor which changes the stability margins of PHIL system is 
the total time delay of the closed loop. This time delay mainly consists 
of the solution time-step of the real-time simulator. Smaller time-steps 
provide more stability margins. 
4. The power amplifier in PHIL interface system may include a VSC. 
The VSC and its associated filter and controller can provide a 
controlled low-pass filtering effect, which will result in improving the 
stability. 
5. For both voltage type and current type interfaces, proper tuning of the 
VSC controller parameters will not only provides desired tracking 
performance but will also improve stability margins. 
6. If the power amplifier structure includes a transformer, the 
requirements for appropriate utilization of the transformer must be 
taken into account. In presence of power electronics devices, to avoid 
transformer core saturation from an offset in flux, a DC cancellation 
scheme can be utilized. However, if a DC component is part of the 
original system under study, the results of the PHIL implementation 
will be erroneous. Moreover, the voltage drop of the transformer can 
be compensated by modifying the converter controller. As long as the 
tracking performance of the converter is stable, the potentially 
unstable PHIL systems will operate in a stable fashion with 
transformer based interfaces as well. 
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7. To implement a PHIL test, some pretest studies of HuT is crucial. 
Based on the results of the preliminary probe of HuT, the most 
appropriate interfacing method can be identified. 
 
8.2. RECOMMENDATIONS FOR FUTURE WORK 
Some possibilities for future research in the area of PHIL implementation are 
listed below.  
1. Accuracy improvement by developing solutions for phase shift 
compensation imposed by low-pass filtering of the feedback signal. 
2. Utilizing a back-to-back converter as the power amplifier to facilitate 
bidirectional power flow between HuT and the virtual network. 
3. Three-phase implementation of PHIL systems and investigating the 
effect of unbalanced three-phase systems on the converter controller 
operation. 
4. Developing robust interface algorithms that can ensure stable PHIL 
operation irrespective of the HuT parameters. 
5. Employing high bandwidth converters as interface to study high 
frequency transient responses of power systems. 
6. PHIL implementation of high power systems and considering their 
requirements. 
7. Investigation on possibilities and requirements of Power-Electronics-
Hardware-in-the-Loop implementations. 
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